Report

Configure the board with different Clock rate

Target: STM32f103c6

Lab 1:


Make GPIOA pin 13 be blinking and simulate the code using KEIL micro vision logic analyzer.

Steps:

- 1- First we should see memory map to get base address of GPIOA according its bus connected.
- 2- According to TRM we found out that GPIOA is connected to BUS APB2

Figure 1. System architecture (low-, medium-, XL-density devices) DCode Cortex-M3 System SRAM DMA1 **FSMC** SDIO Ch.1 stem bus Bridge 2 Ch.2 Reset & clock control (RCC) Ch.7 ADC2 ADC3 USART1 SPI1 TIM1 DMA2 TIM8 GPIOA GPIOB Ch.1 Ch.2 Ch.5 DMA request

3- According to memory map the base address of GPIOA is: 0x40010800



4- We navigate to see GPIOA registers
We found to enable PORTA as output with
max 2 MHZ we should write 1 on bit
called mood13 bit number 21 in a register
called CRH has offset 0x04.


- 5- We also need the offset of ODR register to write on pin 13 to be blinking, the offset is 0x0c.
- 6- Finally we need to enable clock for PORTA From RCC registers we found out to make that we need to write on bit number 2 on register called RCC_APB2ENR in clock and reset unit that has base address of 0x40021000

And the register has offset address of 0x18.

7- Lets see code:

```
1 #include <stdio.h>
 2 #include <stdint.h>
 3 #include <stdlib.h>
 4 #define GPIOA_BASE 0x40010800
 5 volatile unsigned int* GPIOA_CRH=(volatile unsigned int *)0x40010804;
 6 volatile unsigned int* GPIOA_ODR=(volatile unsigned int *)0x4001080c;
 7 volatile unsigned int* RCC_APB2_ENR=(volatile unsigned int *)0x40021018;
10
11⊖ int main(void)
12 { *GPIOA_CRH &= 0xFF0FFFFF;
       *GPIOA_CRH |= 1<<21;
14
        *RCC APB2 ENR |=1<<2;
15
        int i;
       while(1)
17
            *GPIOA_ODR |=1<<13;
           for(i=0;i<50000;i++);
19
           *GPIOA_ODR &= ~(1<<13);
21
           for(i=0;i<5000;i++);</pre>
22
23
       }
24
25 }
```

8- Logic analyzer



Lab2:

Configure board to run with following rates

APB1 Bus frequency 4 MHZ

APB2 Bus frequency 2 MHZ


AHB Bus frequency 8 MHZ

Sysclk frequency 2 MHZ

Use only internal HSI RC

Steps:


1- First lets take a look on clock tree



2- to match requirements, we need to make clock source MUX SW select HSI input to be the system clock 8 MHZ, make AHB prescaler divide by 1 to make the AHB bus clocking with 8 MHZ,

- make APB1 prescaler divide by 2 to make APB1 bus clocking with 4 MHZ and make APB2 prescaler divide by 4 to make APB1 bus clocking with 2 MHZ.
- 3- According to TRM we found out that internal clock is enabled by default as a reset value of the register CR in bit HSION
- 4- Lets see code

5- Lets see the output in KEIL



Lab3:

Configure board to run with following rates

APB1 Bus frequency 16 MHZ

APB2 Bus frequency 8 MHZ

AHB Bus frequency 32 MHZ

Sysclk frequency 32 MHZ

Use only internal HSI RC

Steps:

- 1- Repeat the previous steps in lab 2 that related with getting base address and offset address of registers
- 2- We need to enable PLL, PLL SRC select HSI as a clock source for PLL, select PLL as a clock source using SW bit, multiply PLL MUL by 8 to out 32 MHZ as a system clock, APB1 prescaler divide by 2 to make APB1 clocking at 16 MHZ And APB2 prescaler divide by 4 to make APB1 clocking at 8 MHZ
- 3- Lets see the code

4- The output on KEIL

