

AHSANULLAH UNIVERSITY OF SCIENCE AND TECHNOLOGY

Department of Electrical and Electronic Engineering

PROJECT REPORT

Project Title: SOC Design of 16-bit CPU following SIMD Processor

Architecture

Course no: EEE-4232

Course Title: VLSI-II (Sessional)

Semester: Fall-2022; 4th year, 2nd semester

Course Instructors: Adnan Amin Siddiquee

Lecturer, Dept. of EEE, Aust

Partha Sanjoy Dev

Engineer, Ulkasemi Limited, Bangladesh

Group no: 03

Date of Submission: August 13th, 2023

Report Submitted by,

Student ID Name

190105061 Shafiq Rahman

190105064 Md. Muhsiul Islam

190105072 Syed Mahit

190105074 Md Abdullah Sarker

190105092 Bhashon Saha

SOC Design of 16-bit CPU following SIMD Processor Architecture

Shafiq Rahman, Md. Muhsiul Islam, Syed Mahit, Md Abdullah Sarker and Bhashon Saha 190105061@aust.edu, 190105064@aust.edu, 190105072@aust.edu, 190105074@aust.edu, 190105092@aust.edu

Abstract - The SIMD processor architecture is a cuttingedge design in modern computing, allowing a single instruction to be executed on multiple data elements simultaneously. This approach leverages parallelism, executing the same operation on different data pieces simultaneously. The key idea is to have a central control unit that sends the same instruction to multiple processing units, which then operate in sync. This synchronization enables efficient processing of tasks involving repetitive operations on large data sets. The result is faster and more efficient computation, particularly for tasks that can be broken down into smaller, identical steps. In this project, we implemented a simple CPU with SIMD (Single Instruction, Multiple Data) capabilities defining a finite state machine (FSM) to execute instructions, including various arithmetic, logical, and data manipulation operations. This FSM module also incorporates multiple data registers and control registers to manage its operations.




Figure 1: Simple SIMD Processor Architecture

METHODOLOGY

The Cadence Design Place and Route (PnR) process begins with creating a hardware description in Verilog code, followed by synthesis using a clock of MHz frequency to generate a gate-level netlist via a scripted command (synthesis_cmd.tcl). Moving from Genus to Encounter, the Design Import interface configures crucial settings such as library sets, RC corners, delay corners, and constraints. The floorplan then establishes initial chip cell placement and power distribution networks are defined for power integrity. Attention to clock distribution and signal routing optimizes timing, minimizes congestion, and ensures signal fidelity. This comprehensive methodology harmonizes circuit design,

synthesis, and layout to produce a functional integrated circuit design, meeting performance, power, and area requirements while adhering to design constraints. The synthesis parameters employed for the specific operation of this project are presented in the table below:

Param eters for Group- 03	Initial Clock Freque ncy (MHz)	Maxi mum Tran sitio n (ns)	Drivi ng Cell	Operat ing Conditi ons	In put Dela y (ns)	Out put Dela y (ns)	Max Fan out
	205	0.9	BUF X8	slow	2.86	2.38	8

The operational methodology of a SIMD processor unfolds as a symphony of simultaneous execution, wherein a singular command harmonizes the orchestration of parallel data processing. The pivotal modules driving operations within this SIMD CPU are delineated herein, and categorized based on their sequential functionality-

- i. **CPU Finite State Machine:** Embedded within this module is a Finite State Machine (FSM) that orchestrates instruction execution through distinct stages, encompassing IDLE, IF (Instruction Fetch), ID (Instruction Decode), EX (Execute), MEM (Memory Access), and WB (Write-Back).
- ii. **Pipelined Instruction Processing**: The CPU employs a pipelined approach to handle instructions, wherein each instruction undergoes sequential processing stages—fetching, decoding, execution, memory access, and eventual write-back.
- iii. Instruction Categorization and Encoding: The CPU identifies diverse instruction types based on their opcodes, encompassing arithmetic (addition, subtraction, multiplication), accumulation, logical shifts, bitwise logical operations, bitwise NOT, memory load, and store operations.
- iv. **Diverse Data and Control Registers:** Employing H, O, and Q sets, the module accommodates storage for varying data widths—16-bit, 8-bit, and 4-bit.
- v. **Dynamic Register Selection:** Depending on instruction encoding, the CPU flexibly selects registers (R0, R1, R2, R3) to cater to specific operations.
- vi. **Operation Execution:** Capitalizing on instruction opcodes and encodings, the CPU executes a spectrum of arithmetic, logical, and data manipulation operations.

- vii. **Loop Management:** Facilitating loop control, the module introduces a CMD_loopjump instruction, affording modification of the program counter (PC) to enable looping constructs.
- viii. **Temporal Result Registers:** To temporarily store operation outcomes prior to their commitment to data registers, the module maintains dedicated result registers.
- ix. **Streamlined Data Access:** Ensuring efficient memory interaction, the module integrates logic to enable seamless read and write actions, guided by the ongoing instruction and its classification.
- x. **Debugging Insights:** Augmented with display statements (\$display), the module offers debugging insights—disclosing CPU status, executed instructions, and the contents of data and control registers.
- xi. Connecting Interface: Facilitating integration, the CPU module interfaces with signals including CLK (clock), rst (reset), instruction_in (instruction input), data_in (data input), and produces outputs encompassing data_out (output data), instruction_address (fetched instruction address), data_address (data access address), data_R (read data enable), data_W (write data enable), and done (completion indicator).

RESULT ANALYSIS

The subsequent table provides a concise overview of the project outcome and violations-

	Tarr				
Total Number of Instances	3414				
Density after time Design	0.855%				
analysis					
Number of Glitch	0				
Violations					
Density after Optimizing	0.850%				
design					
Routing Overflow	0.00%H & 0.00%V				
DRC Violation	103(without wpad module),				
	9 (with wpad module)				
Connectivity Violation	53 (Dangling wire violation)				
Geometry Violation	124 (Short violation)				
Other Occured Errors	Incomplete nano-routing,				
	Global & Special Routing				
	missing error				

CONCLUSION

During this project, we have faced several difficulties like DRC and connectivity Violations- dangling wire and via violations, the software could not compile the memory instructions with success sometimes due to unknown error. The Pad Cells were placed effectively along with the VDD and VSS connection with pad cells from global net connections. We faced issues several times connecting pad

cells with global nets though later we did face DRC violations due to this connection issue.




Figure: Pin Connection Placement view





Figure: Gui_show view from Cadence






Figure: Placement Design with pad cell

Figure: Placement Design with corner cell




Figure: RTL Design view from Quartus Prime

Screenshots of Analysis view:

Туре	Instances	Area	Area %
timing_model sequential	65 387	936000.000	99.0
inverter buffer	395 204	405.612 463.752	0.0
logic	2363	6275.016	0.7
total	3414	945763.758	100.0

Trick	Calls	А	ccepts		Attempts		Time(secs)			
plc st	θ	(Θ	7	0)	0.00			
plc star	Θ	(Θ	/	Θ)	0.00			
drc bufs	θ	(Θ	/	0)	0.00			
drc_fopt	θ	(Θ	/	0)	0.00			
drc_bufb	Θ	(Θ	/	Θ)	0.00			
- dup	θ	(Θ	7	0)	0.00			
crit dnsz	θ	(Θ	/	0)	0.00			
crit_upsz	θ	(Θ	/	0)	0.00			
init_area	95	50228		0		Θ	157856	69714	Θ	
rem_inv_qb	rem inv qb 95022			0		Θ	157856	69714	Θ	
gate_comp	95	50186		0		Θ	157856	69714	Θ	
glob_area	95	50088		0		Θ	157856	69714	Θ	
area_down	9.	50075		0		Θ	157856	69714	Θ	
Trick	Calls	А	ccepts		Attempts		Time(secs)			
undup			Θ)	0.01			
rem_buf		(Θ	/)	0.34			
rem_inv	58	(/	2					
merge_bi	76	(Θ		1					
rem_inv_qb	21	(1	/)				
io_phase	15	(Θ)				
gate_comp	236	(13	/	13					
gcomp_mog	11	(/	0)	0.18			
glob_area	43	(13				0.94			
area_down	291	(13		17)	1.37			
gate deco area	θ	(Θ	/	Θ)	0.00			

encounter 15>

Info : Done incrementally optimizing, [SYNTH-8] : Done incrementally optimizing 'CPU_wpad'.
Finished SDC export (command execution time mm:ss (real) = 00:00).
genus@design:CPU_wpad>.

```
file Edit View Jerminal Tags Help

190105064@aust:~/project_soc_design/physical_design
  ock_tree clk at (270,000,1859,299), in power domain auto-default. Achieved capacitance of 2.390pF. 
Type 'man EMCCCOPT-1033' for more detail.

Did not meet the max transition constraint. Found 1 slew violation below the root d 
"raiver for click_tree clk at (270.000,1859,290), in power domain auto-default with half corner max delay setup.late. 
The worst violation was at the pin page_LLVPMO with a 1sew time larget of 0.085ms. Achieved a slew time 0.7 ±27ms
  Type 'man EMCCCOPT-1007' for more detail.

**MARN: (EMCCCOPT-1007): Did not neet the max transition constraint. Found 2 slew violations below cell pad_
clk (a lib_cell PADDI) at (240,000,1500.0003), in power domain auto-default with half corner max_delay:setup.late. T
he worst violation was at the pin CPU_submodule/AZ_ccl_BUF_clk_c0_L2_1/A with a slew time target of 0.003ns. Achiev
da slew time of 0.109ns.
  Type 'man EHCCCOPT-1007' for more detail.

**MARN: (EMCCCOPT-1007): Did not meet the max transition constraint. Found 78 slew violations below cell CPP,
submodule/AZ ccl BMF_CLL_00_L6_4 (a lib_cell BMFX20) at (935.400,915.230), in power domain auto-default with half
corner max_delay:setup.late. The worst violation was at the pin CPU_submodule/im_reg_reg[2]/CK with a slew time of 0.065ns. Achieved a slew time of 0.065ns.
Logging CTS constraint violations done.

*** Summary of all messages that are not suppressed in this session:

SeverIty ID


**SUMMARY of EMCEXT-6197


MARRING EMCEXT-6197

MARRING EMCEXT-5390

**SUMMARY OF SUMMARY OF SUMARY OF SUMMARY OF SUMMARY OF SUMMARY OF SUMMARY OF SUMMA
```

```
VERLIFY GEOMETRY
VERLIF
                                                                                                                                                                                                                                                                                                                                                   G: elapsed
Degin Summar
Cells
SameNet
Wiring
Antenna
Short
Overlap
End Summary
            counter 18>
```





Sub-Area : 0 5 of 81

C. Sub-Area : 0 5 of 81

Sub-Area : 0 5 complete 0 viols.

Sub-Area : 0 6 complete 0 viols.

Sub-Area : 0 6 complete 0 viols.

Sub-Area : 0 6 of 81

Sub-Area : 7 2 of 81

Sub-Area : 7 2 of 81

Sub-Area : 7 2 of 81

Sub-Area : 7 3 complete 0 viols.

Sub-Area : 7 4 complete 0 viols.

Sub-Area : 7 5 of 81

Sub-Area : 80 of 81 Verification Complete : 9 Viols. *** End Verify DRC (CPU: 8:88:33.8 ELAPSED TIME: 34.00 MEM: 216.0M) *** encounter 8>

| DESTRUCTION OF THE CONTROL OF THE nsity: 0.855% Reported timing to dir ./timingReports Total CPU time: 4.83 sec Total Real time: 5.0 sec Total Hemory Usage: 1038.316406 Mbytes Reset AAC Options encounter 22> encounter 22>