

SHAGUFTA ZAINAB

CHENNAI | P: +9360444543 | 25sizainab@gmail.com | shagufta-i.github.io

Summary

ECE Graduate | Java | Python | VLSI | CCNA

Recent Electronics & Communication Engineering graduate with hands-on experience in network configuration and troubleshooting through CCNA lab simulations. Strong in diagnosing issues, performing structured problem resolution, and clearly communicating technical concepts. Internship experience in analyzing and resolving data discrepancies, working across teams, and maintaining accuracy. Reliable, quick to learn, and focused on delivering effective technical support.

Education

S.A. Engineering College, Chennai

Bachelor of Engineering in Electronics & Communication

2022 - 2026

CGPA: 8.9

Smt. Chandabai Pagariya Jain Mat. Hr. Sec. School

Science Stream (Computer Science with Maths)

Grad. 2022

85.00%

Skills

Networking: TCP/IP, IP addressing, subnetting, routing (static, dynamic, default) , switching (L2/L3), VLANs, network troubleshooting, Cisco IOS, hands-on practice using Cisco Packet Tracer (CCNA Training)

Programming: Working knowledge of Java & Python

Tools: Cisco Packet Tracer, Arduino IDE, Xilinx Vivado, Microsoft Office

Interpersonal: Analytical problem-solving, Clear technical communication, Time Management, Leadership, Team Management, Critical Thinking

Languages: English, Hindi, Tamil, Urdu

Experience

Simpson & Co Pvt Ltd, Intern ([Certificate](#))

June 2025 – August 2025

- Diagnosed and resolved data discrepancies in SAP through structured root-cause analysis, ensuring accuracy and consistency across enterprise records.
- Documented issues and resolutions systematically to support team visibility and faster turnaround on recurring problems.
- Collaborated across departments to flag workflow bottlenecks and ensure the right teams were informed and taking action.

Projects

Network Simulation & Routing Labs (CCNA Practice)

2026

- Built and tested multiple network topologies using Cisco Packet Tracer.
- Configured VLANs, routing protocols, IP addressing, and switching scenarios.
- Performed connectivity validation and troubleshooting across simulated enterprise networks.

Design of a High-Performance ALU for 32-bit RISC-V Processor

2026

- Designed a 32-bit ALU for a single-cycle RISC-V processor in Verilog HDL using Xilinx Vivado, replacing RCA and array multiplier with Brent-Kung adder and Vedic multiplier.
- Reduced ALU delay to 9.89 ns, power to 0.598 W, and area to 106 LUTs using parallel prefix carry computation and parallel partial-product generation.

Smart Cradle System

2025

- Engineered an automated smart cradle using NodeMCU (ESP8266), PIR sensor, servo motor, and DHT11, enabling automatic swing, temperature monitoring, and buzzer-based safety alerts.

Certifications

- Cisco Networking Academy— **CCNA** (Modules 1–3) — In Progress
- Python—Dynamic CAD
- Enhancing Soft Skills and Personality—NPTEL (Top 5 % scorer)
- IoT and IIoT—Techknots Academy LLP