

Pipelining RI_RISC-V Data_path Architecture

NCDC


Submitted by: **Muhammad Farhan Shah**

2

Pipelining:

A pipelined data_path needs to “separate” the five stages so that each stage can process data from different instruction. To obtain this functionality, intermediate states between different stages must be stored in a state element i.e. a pipeline register.

A pipeline register may have an n-bit input, a reference clock, a reset signal and a n-bit output. A reference block diagram is shown in the figure below.



Benefits:

There are two main benefits of pipelining the data and control paths


1. Reduces the **critical path**, and hence increases the maximum **operating frequency**.
2. Allows **instruction level parallelism**, i.e. multiple instructions are being executed in different stages of the processor.

Although these benefits may be at the cost of increased execution time of a single instruction, the true effect of pipelining can be observed **in longer executions** of entire programs



4

Integration of Pipeline Registers in Datapath :



5

New modules to be integrated:

There are two main benefits of pipelining the data and control paths


1. **module IF_ID** #(parameter WIDTH = 32)(
2. **module ID_EX** #(parameter WIDTH = 32)(
3. **module EX_MEM** (
4. **module MEM_WB** (

All these modules have control as well as the data path signals




6

IF_ID :




7

ID_EX :




8

EX_MEM :




9

MEM_WB :




10

IF_ID :



Thank you



Muhammad Farhan Shah

farhaanshah336@gmail.com