





Digital Design Verification

Lab

22 - Handling Data Hazards

Submitted by:

Name:	Muhammad Farhan Shah	
Instructor:	Dr Imran	

Date:

Nov 5, 2025

NUST Chip Design Centre (NCDC), Islamabad, Pakistan



RISC-V Data and Control Paths

The pipelined data and control paths designed so far are shown in the figure below.




Figure 1: Pipelined Datapath

Pipelining: Data Hazards

In pipelined design, data, control and structural hazards can occur, which may disrupt the operation of processor leading to unexpected behavior. Let us discuss data hazards step-by-step in detail for sake of clarity.

Data Hazards: Forwarding to EX Stage

In the pipelined design, only one data hazard can occur, i.e. Read After Write (RAW).

Consider the following assembly codes,

Example 1	Example 2
add x10,x20,x21	add x10,x20,x21
add x11,x22,x23	add x11,x22,x23
add x12,x24,x25	add x12,x24,x25
addi x13,x12,1	addi x13,x11,1

In the first example, the *third instruction* clashes with the *highlighted instruction* due to register **x12**. As the third instruction reaches MEM stage, highlighted instruction reaches EX Stage and requires the updated value of **x12**. Hence, we need to forward the operand from EX/MEM Pipeline Register to EX Stage.


A similar case occurs in the second example and the data needs to be forwarded from MEM/WB Register to EX Stage.


The resulting logic could be designed with an additional multiplexor immediately before ALU.





Control signals from the Hazard detection unit control the input to the ALU:





Two forwarding control signals "fwd_AE" and "fwd_BE" indicate whether forwarding is needed and from which stage.



The forwarding signals are generated by checking the conditions listed in the table below.

Address Comparison Conditions	Zero Check	RegWrite Check	Additional Conditions
EX/MEM.RegisterRd == ID/EX.RegisterRs1	Rd != x0	EX/MEM.RegWrite=1	NIL
EX/MEM.RegisterRd == ID/EX.RegisterRs2			
MEM/WB.RegisterRd == ID/EX.RegisterRs1		ME/WB.RegWrite=1	EX Hazard Must Not Exist
MEM/WB.RegisterRd == ID/EX.RegisterRs2			

```
always_comb begin

if ((RslE == RdM) && regWrite_M && (RslE != 0))

fwd_AE = 2'b01; // forward from MEM stage

else if ((RslE == RdWB) && regWrite_W && (RslE != 0))

fwd_AE = 2'b10; // forward from WB stage

else

fwd_AE = 2'b00;

end

always_comb begin

if ((Rs2E == RdM) && regWrite_M && (Rs2E != 0))

fwd_BE = 2'b01; // forward from MEM stage

else if ((Rs2E == RdWB) && regWrite_W && (Rs2E != 0))

fwd_BE = 2'b10; // forward from WB stage

else


fwd_BE = 2'b10; // forward from WB stage

else

fwd_BE = 2'b00;
```

Data Hazards:

Forwarding to MEM Stage In consecutive load-store instructions, as shown in the example code below.




The data from load stage can be forwarded to the store instruction through multiplexors as before with an additional forwarding logic.

Data Hazards: Stalling

In certain situations, it becomes necessary to stall the pipeline. An example is given in the figure below, where data from load instruction is immediately required by "and" instruction. It is not possible to forward, because the "and" instruction would already have passed through execute stage one cycle before the data from load is available. Hence, we must stall.




```
//stalls logic
 always_comb begin
          if(((ResultSrcE == 1'bl) && !MemWrD && ((Rs1D == RdE) || (Rs2D == RdE)))) begin
                  StallF = 1'bl;
                  StallD = 1'b1;
                  lwstall = 1'bl;
           end
          else begin
                  StallF = 1'b0;
                  StallD = 1'b0;
                  lwstall = 1'b0;
           end
  end
   //sw after lw
  always_comb begin
         if(ResultSrcWB && ((Rs2M == RdWB)))
                  wrdata sel = 1;
         else
                  wrdata sel = 0;
  end
```






Architecture Followed: Forwarding



Architecture Followed: Stalling




 $lwStall = ResultSrcE_0 \& ((Rs1D == RdE) | (Rs2D == RdE))$ StallF = StallD = FlushE = lwStall




Simulation: outputs



Values written to register





top_pipelining.sv x topmodule_tb.sv x MEM_WB.sv x topmtded 3* x Immr.mem x EX_MEM.sv x Mux.sv x Control.sv x ID_EX.sv x HazardDetection.sv x ? ♂ ℃ Q | 텔 | 역 | 역 | X | 해 | H | 커 | 앤 | 화 | # ø Value 20 ns 40 ns 60 ns 80 ns 120 ns 140 ns 160 ns 180 ns 200 ns 220 ns 240 ns fffffffe fffffffc ₩ rs1[31:0] 00000005 00000000 X ffffffe write_data(31:0) 00000004 00000005 X 0000000c ₩ alu_OUT[31:0] fffffffc U carry

W Alucont[4:0] Fread data[31:0] 00000000 W RS2D[4:0] **₩** PCsrcE ₩ rst ₩ regWrite 02 02 ₩ rd[4:0] 00000004 00000000 ■ data_wr[31:0] 0000000c ₩ s1[31:0] fffffffc ₩ s2[31:0] Reg_mem[0:31][31:0] > **W** [0][31:0] > **W** [1][31:0] 00000000 00000000 > **W** [2][31:0] > **W** [3][31:0] 00000005 00000000

U carry

W ALu_input2[31:0]

M op_code[4:0]

00110

Sim Time: 1 us