# Pipelining RI\_RISC-V Data\_path Architecture


NCDC

Submitted by: Muhammad Farhan Shah

### Pipelining:

A pipelined data\_path needs to "separate" the five stages so that each stage can process data from different instruction. To obtain this functionality, intermediate states between different stages must be stored in a state element i.e. a pipeline register.

A pipeline register may have an n-bit input, a reference clock, a reset signal and a n-bit output. A reference block diagram in shown in the figure below.




### 3 Benefits:

There are two main benefits of pipelining the data and control paths

- 1. Reduces the **critical path**, and hence increases the maximum **operating frequency**.
- Allows instruction level parallelism, i.e. multiple instructions are being executed in different stages of the processor.

Although these benefits may be at the cost of increased execution time of a single instruction, the true effect of pipelining can be observed **in longer executions** of entire programs




### New modules to be integrated:


There are two main benefits of pipelining the data and control paths

- 1. module IF\_ID #(parameter WIDTH = 32)(
- 2. module ID\_EX #(parameter WIDTH = 32)(
- 3. module EX\_MEM (
- 4. module MEM\_WB (


All these modules have control as well as the data path signals




7 | ID\_EX :




EX\_MEM:



### 9 MEM\_WB:



## **IF\_ID**:



# Thank you

Muhammad Farhan Shah farhaanshah336@gmail.com