





# **Digital Design Verification**

Lab

# 22 - Handling Control Hazards

# Submitted by:

Name:	Muhammad Farhan Shah
Instructor:	Dr Imran

Date:

Nov 7, 2025

NUST Chip Design Centre (NCDC), Islamabad, Pakistan




## **Objective**

The objective of this lab is to

Append the design with additional logic to handle control hazards.

### RISC-V Data and Control Paths

A rough estimate of pipeline datapath with hazard detection and forwarding is shown in the figure below.




# **Pipelining: Control Hazards**

A control hazard may occur when the flow of execution of a processor becomes unexpected. In the pipeline designed previously, a control hazard may occur in a branch instruction as shown in the figure below. Branches cause control hazards because branch decision is delayed, and the processor continues execution until the decision has been made.

In other words, a branch predictor exists with the assumption that branch is not taken. In the case that branch needs to be taken, the processor must flush all the instructions following the branch instruction. To flush, you must disable register and memory writes, however, you may not disable writing of pipeline registers. This can be done in a similar manner to disabling RegWrite in Data Hazards.

Specifically, the data needs to be flushed in IF/ID and ID/EX Pipeline Registers





### Logic to tackle control hazards:

Forward to solve data hazards when possible3:

$$((Rs1E == RdM) \& Reg WriteM) \& (Rs1E != 0) \ then$$
 
$$ForwardAE = 10$$
 else if  $((Rs1E == RdW) \& Reg WriteW) \& (Rs1E != 0) \ then$  
$$ForwardAE = 01$$
 else 
$$ForwardAE = 00$$

Stall when a load hazard occurs:

$$lwStall = ResultSrcE_0 & ((Rs1D == RdE) | (Rs2D == RdE))$$
  
 $StallF = lwStall$   
 $StallD = lwStall$ 

Flush when a branch is taken or a load introduces a bubble:

```
FlushD = PCSrcE
FlushE = lwStall | PCSrcE
```



```
Code:
```

```
//control hazards logic
// assign StallF = Stall_F || PCSrcE_Sel;
always_comb
begin
   flush_D=0;
   if(PCSrcE) flush_D = 1;
   else flush_D = 0;
end
   always_comb
   begin
    flush_E=0;
   if(lw_stall | PCSrcE) flush_E = 1;
   else flush_E = 0;
end
```

Logic totally is implemented inside the Hazard control unit:

```
module HazardDetection(

input logic [4:0] Rs1E, Rs2E,RdE,//Rs2M, // source regs in Execute

input logic [4:0] Rs1D, Rs2D, RdM, RdWB, // destination regs

input logic regWrite_M, regWrite_W,PCSrcE,

input logic ResultSrcE,//ResultSrcWB

output logic [1:0] fwd_AE, fwd_BE, // forwarding controls

output logic flush_E,flush_D, stall_D, stall_F//wrdata_sel

);

logic lw_stall;

always_comb begin

fwd_AE = 2'b00;

if ((Rs1E == RdM) & regWrite_M & (Rs1E != 0))
```



```
fwd AE = 2'b01; // forward from MEM stage
  else if ((Rs1E == RdWB) \& regWrite W \& (Rs1E != 0))
    fwd AE = 2'b10; // forward from WB stage
  else
    fwd AE = 2'b00;
end
always comb begin
  fwd BE = 2'b00;
  if ((Rs2E == RdM) \&\& regWrite M \&\& (Rs2E != 0))
    fwd BE = 2'b01; // forward from MEM stage
  else if ((Rs2E == RdWB) && regWrite W && (Rs2E != 0))
    fwd_BE = 2'b10; // forward from WB stage
  else
    fwd BE = 2'b00;
end
   //stalls and flush logic
always comb begin
       stall F = 1'b1;
       stall D = 1'b1;
       lw stall = 1'b1;
    if(((ResultSrcE == 1'b1) && ((Rs1D == RdE) || (Rs2D == RdE)))) begin
         stall F = 1'b0;
         stall D = 1'b0;
```





```
lw_stall = 1'b0;
        end
       else begin
            stall_F = 1'b1;
            stall_D = 1'b1;
            lw_stall = 1'b1;
        end
   end
//
    //sw after lw
//
    always_comb begin
//
        wrdata_sel = 0;
//
        if(ResultSrcWB && ((Rs2M == RdWB)))
//
             wrdata_sel = 1;
//
        else
//
             wrdata_sel = 0;
//
    end
     //control hazards logic
   // assign StallF = Stall_F || PCSrcE_Sel;
   always comb
   begin
    flush_D=0;
    if(PCSrcE) flush_D = 1;
    else flush_D = 0;
   end
```




```
always\_comb begin flush\_E=0; if(lw\_stall \mid PCSrcE) \ flush\_E=1; else \ flush\_E=0; end end \\ end \\ dueled
```


#### **Instantiation:**

```
HazardDetection HDU (
    // Source and dest register numbers
    .RslE(RSlD regl),
    .Rs2E(RS2D reg1),
    .RdM(RdD reg2), // rd from Execute (ID/EX)
    .regWrite M(regWrite reg2), // reg write from exmem
    .RdWB(RdD_reg3), // rd from WriteBack (MEM/WB)
    .regWrite W(regWrite reg3),
    .RdE(RdD regl),
    .RslD(RSlD),
    .Rs2D(RS2D),
    . PCSrcE (PCsrcE),
    .ResultSrcE (MemToReg regl[0]),
    // Outputs
    .fwd AE (fwd AE),
    .fwd BE (fwd BE),
    .flush D(rst D),
    .flush E(rst E),
    .stall F(IF ID Enable),
    .stall D(ID EX Enable)
);
```



# **Elaborated Design:**








#### **Tester File:**

```
# Test the RISC-V processor:
   add, sub, and, or, slt, addi, lw, sw, beq, jal
 If successful, it should write the value 25 to address 100
÷
       RISC-V Assembly
                             Description
                                                       Address Machine Code
       addi x2, x0, 5
main:
                             # x2 = 5
                                                       0
                                                                0.0500113
                            # x3 = 12
       addi x3, x0, 12
                                                       4
                                                                00000193
       addi x7, x3, -9
                             * \times 7 = (12 - 9) = 3
                                                               FF718393
                             # x4 = (3 OR 5) = 7
            x4, x7, x2
                                                      C
                                                               0023E233
       and x5, x3, x4
                             * x5 = (12 AND 7) = 4
                                                      10
                                                                0041F2B3
       add x5, x5, x4
                             * \times 5 = 4 + 7 = 11
                                                       14
                                                                004282B3
       beq
            x5, x7, end
                             # shouldn't be taken
                                                       18
                                                                02728863
       slt x4, x3, x4
                             # \times 4 = (12 < 7) = 0
                                                      1C
                                                                0041A233
       beq x4, x0, around # should be taken
                                                      20
                                                               00020463
       addi x5, x0, 0
                             # shouldn't execute
                                                      24
                                                               00000293
around: slt x4, x7, x2
                             * \times 4 = (3 < 5) = 1
                                                      28
                                                              0023A233
                                                      2C
       add x7, x4, x5
                             # \times 7 = (1 + 11) = 12
                                                               005203B3
       sub x7, x7, x2
                             # x7 = (12 - 5) = 7
                                                       30
                                                                402383B3
       SW
            x7, 84 (x3)
                             # [96] = 7
                                                       34
                                                                0471AA23
            x2, 96(x0)
       lw
                             *x2 = [96] = 7
                                                       38
                                                                06002103
                             # \times 9 = (7 + 11) = 18
       add x9, x2, x5
                                                       30
                                                                005104B3
       jal x3, end
                             # jump to end, x3 = 0x44 40
                                                               008001EF
                            addi x2, x0, 1
                                                               00100113
      add x2, x2, x9
                                                               00910133
end:
                                                                0221A023
       sw x2, 0x20(x3)
       beg x2, x2, done
                                                                00210063
done:
```

# **Simulation Output:**







#### **Conclusion:**

In this project, we successfully implemented a pipelined RISC-V processor with a focus on handling data hazards, control hazards, and control signal propagation across the pipeline stages. The use of pipeline registers (IF\_ID, ID\_EX, EX\_MEM, MEM\_WB) allowed instruction execution to overlap, improving throughput compared to a single-cycle design. Data hazards were resolved through forwarding paths and hazard detection logic, ensuring correct operand selection without unnecessary stalls. Control hazards were addressed by generating branch decisions in the execution stage and applying flush signals to maintain instruction correctness. Additionally, proper control signal propagation across pipeline stages guaranteed consistent behavior for memory, ALU, and register operations.

Overall, the design demonstrates how hazard management and control flow are essential for maintaining correctness in a pipelined architecture while exploiting parallelism for performance gains. This implementation provides a strong foundation for further optimizations, such as branch prediction, exception handling, and support for a wider instruction set.