
Single Cycle RI_RISC-V Data_path Architecture


NCDC

Complete Architecture

The datapath follows the same general stage of computation:


- Instruction Fetch (IF)
- 2. Instruction Decode (ID
- 3. Execute (EX)
- 4. Memory (MEM)
- 5. Write Back (WB)







Program counter

```
module PC # (parameter size = 1024 ) (
input logic clk,
input logic reset,
output logic [$clog2(size*4)-1:0]count
    );
         always_ff @(posedge clk)
               begin
               if(reset) begin count <= '0; end
               else if(count == (size*4 - 4))begin
                  count<= '0;
                   end
               else begin
                  count <= count + 4; end
               end
endmodule
```









4 Instruction Memory


```
module Instruction_memory # (parameter I_memDepth = 1024) (
    input logic [31:0] counter,
    output logic [31:0]instruction
    localparam MemDepth = $clog2(I memDepth);
    logic [31: 0] I_mem[0: MemDepth - 1];
        initial begin
            $readmemh("Imem.mem", I_mem);
        end
    assign instruction = I_mem[counter[31:2]];
endmodule
```






Instruction Memory

```
module IM tb();
    parameter depth = 1024;
    logic [31:0]count pc;
    logic [31:0] Instruction;
    Instruction_memory #(.I_memDepth(1024))Imm(
        .counter(count pc),
        .instruction(Instruction)
            );
    initial begin
        #1:
        count pc = 32'd0;
       #1; count pc = 32'd4;
       #1; count pc = 32'd8;
       #1; count pc = 32'd12;
       #1; count pc = 32'd16;
       #1; count pc = 32'd20;
       #1; count_pc = 32'd24;
       #1;
       $finish;
    end
'endmodule
```





Instruction Tables:

I-Type Instructions

These instructions have one immediate operand which is specified in the instruction encoding as can be seen from the encoding below

imm[11:	:0]	rs1	funct3	rd	opcode

A list of immediate instructions is shown in table below

ор	funct3	funct7	Type	Instruction	Description	Operation
0010011 (19)	000	-	I	addi rd, rsl, imm	add immediate	rd = rsl + SignExt(imm)
0010011 (19)	001	0000000°	I	slli rd, rsl, uimm	shift left logical immediate	rd = rs1 << uimm
0010011 (19)	010	-	I	slti rd, rsl, imm	set less than immediate	rd = (rsl < SignExt(imm))
0010011 (19)	011	-	I	sltiu rd, rsl, imm	set less than imm. unsigned	rd = (rs1 < SignExt(imm))
0010011 (19)	100	-	I	xori rd, rsl, imm	xor immediate	rd = rsl ^ SignExt(imm)
0010011 (19)	101	0000000	I	srli rd, rsl, uimm	shift right logical immediate	rd = rsl >> uimm
0010011 (19)	101	0100000°	I	srai rd, rsl, uimm	shift right arithmetic imm.	rd = rs1 >>> uimm
0010011 (19)	110	-	I	ori rd, rsl, imm	or immediate	rd = rs1 SignExt(imm)
0010011 (19)	111	-	I	andi rd, rsl, imm	and immediate	rd = rsl & SignExt(imm)

Immediate Generation Unit

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00

R-Type Instructions

Th R-Type Instructions have the following encoding

31	. 25	24 20	19	15	14	12	11	7	6	0
R	funct7	rs2	rs1		fun	ct3		rd	opcode	

and include the instructions given the table below

ор	funct3	funct7	Type	Instruction	Description	Operation
0110011 (51)	000	0000000	R	add rd, rsl, rs2	add	rd = rs1 + rs2
0110011 (51)	000	0100000	R	sub rd, rs1, rs2	sub	rd = rs1 - rs2
0110011 (51)	001	0000000	R	sll rd, rsl, rs2	shift left logical	rd = rs1 << rs2 _{4:0}
0110011 (51)	010	0000000	R	slt rd, rs1, rs2	set less than	rd = (rs1 < rs2)
0110011 (51)	011	0000000	R	sltu rd, rsl, rs2	set less than unsigned	rd = (rs1 < rs2)
0110011 (51)	100	0000000	R	xor rd, rs1, rs2	xor	rd - rs1 ^ rs2
0110011 (51)	101	0000000	R	srl rd, rsl, rs2	shift right logical	rd = rs1 >> rs2 _{4:0}
0110011 (51)	101	0100000	R	sra rd, rs1, rs2	shift right arithmetic	rd = rs1 >>> rs2 _{4:0}
0110011 (51)	110	0000000	R	or rd, rsl, rs2	or	rd = rs1 rs2
0110011 (51)	111	0000000	R	and rd, rs1, rs2	and	rd = rs1 & rs2


In this type, both the operands are from register file, while the instruction specifies the register names to be used in $\underline{rs1}$ and $\underline{rs2}$

Top Module:

```
51
                                                                        // program counter
    module top_single_cycleRI(
                                                               52
                                                                        PC pl(
24
            input logic clk,
25
                                                               53
                                                                        .clk(clk),
            input logic rst,
26
            output logic [31:0]alu_OUT
                                                               54
                                                                        .reset(rst),
27
                                                               55
                                                                        .pc(count_pc)
        );
28
                                                               56
                                                                            );
29
         logic [31:0]count pc;
                                                               57 :
         logic [31:0] Instruction;
30
                                                                        //instruction memory
                                                               58
31
                                                                        Instruction memory Iml(
                                                               59 !
32 :
         //control instructions
                                                               60
                                                                         .counter(count_pc),
33
         logic regWrite; // control for write register
                                                               61
                                                                         .instruction(Instruction)
34
         logic alusrc;
                                                               62
                                                                            );
         logic ALUop;
35
                                                               63
36
                                                               64
                                                                        //register
         //source registers values
37
                                                               65
                                                                        Register_file #(.IS_DEPTH(5), .REGF_DEPTH(32),.REGF_WIDTH(32),.Opcode (7)) rll(
         logic [31:0]rs0;// for source registers
38
                                                               66 !
                                                                            .clk(clk),
         logic [31:0]rsl;
39 :
                                                                            .rst(rst),
                                                               67
40
                                                               68
                                                                            .regWrite(regWrite),
         // imidiate to mux output
41 :
                                                               69
                                                                            .rsl(Instruction[19:15]),
42
         logic [31:0] Im mux;
43
                                                               70
                                                                            .rs2(Instruction[24:20]),
44
         //MUX output
                                                               71 ;
                                                                            .rd(Instruction[11:7]),
45
         logic [31:0]ALu input2;
                                                               72
                                                                            .data wr(alu OUT),
46 :
                                                                            .sl(rs0),
                                                               73 !
47
         // alu control signal form alucontrol
                                                               74
                                                                            .s2(rs1)
48
         logic [4:0]Alucont;
                                                               75
                                                                            );
49
50
```


Top Module:

```
// control module instantiation
      Control cl(
      .opcode(Instruction[6:0]),
      .Regwrit (regWrite),
      .alusrc(alusrc),
      .ALUop (ALUop)
         );
      // immidiate generator
      Imgen iml(
       .inst(Instruction),
       .imm(Im_mux)
       );
        //MUx
        Mux #(.Imlength(32)) m1(
        .ALU src(alusrc),
          .instr(Im mux),
         .source 2 (rs1),
//
          .RS2 (ALu input2)
        assign ALu_input2 = (alusrc)?Im mux: rsl;
       //Alu control
       ALU control al(
           .inst(Instruction),
           .Alu_ctrl(Alucont)
           );
```




```
module pc tb();
  parameter size = 1024;
  logic clk;
  logic reset;
  logic [size-1:0] pc;
  // PC instance
  PC #(size) dut (
   .clk(clk),
    .reset (reset),
    .count (pc)
 );
  // clock generation (10ns period)
  initial begin
    clk = 0;
   forever #5 clk = ~clk; // toggle every 5ns
  // stimulus
  initial begin
    reset = 1;
    #12;
                      // keep reset high for some cycles
    reset = 0;
                      // release reset
    #50:
```

Instruction Memory:



Simulation Output:




```
Code Assembly - Notepad
File Edit Format View Help
#Load Values
addi x1 x0 2
addi x2 x0 4
#R-Type Instructions
add x3 x1 x2
sub x4 x2 x1
and x5 x1 x2
or x6 x1 x2
xor x7 x1 x2
sll x8 x1 x2
srl x9 x2 x1
sra x10 x2 x1
#I-Type Instructions
addi x11 x1 3
andi x12 x1 3
ori x13 x1 3
xori x14 x1 3
slli x15 x1 3
srli x16 x2 1
srai x17 x2 1
```


Instruction Memory:


```
Code Dump.mem - Notepad
File Edit Format View Help
0x00200093
0x00400113
0x002081B3
0x40110233
0x0020F2B3
0x0020E333
0x0020C3B3
0x00209433
0x001154B3
0x40115533
0x00308593
0x0030F613
0x0030E693
0x0030C713
0x00309793
0x00115813
0x40115893
```

12 Simulation Output:



Elaborated Design IR:





14 Summary

It implements a **single-cycle RISC-V datapath** that:

Fetches the instruction from instruction memory using the program counter.

Decodes the instruction to generate control signals.


Reads operands from the register file.

Generates immediate values when needed.

Selects between register operand or immediate for ALU input.

Performs the ALU operation (add, sub, etc.) based on instruction.

Writes back the ALU result into the destination register.




Part 2: Load Store Instructions

Module changes:

Immediate generator:

Control(control signals):

Data_memory(New ⊗):



Complete Architecture

```
23 🗇
          module data memory(
24
          input clk,
25
          input logic [31:0]address,
26
          input logic [31:0]write data,
27
          input logic MemRead,
28
          input logic MemWrite,
29
          input logic [1:0] 1_type,
30
          input logic [1:0] s type,
31
          output logic [31:0] read data,
32
          output logic mem_violation
33
              );
34
35
                  logic [31:0]DATA MEM[0:256];
36
                  logic [31:0] word;
37
38
                 // Default outputs
39
                 assign word = DATA MEM[address[9:2]];
40
```

```
always_ff @(posedge clk) begin
        if (MemWrite && !mem violation) begin
            case (s_type)
               2'b00: begin // SB
                     case (address[1:0])
                         2'b00: DATA MEM[address[9:2]][7:0] <= write data[7:0];
                         2'b01: DATA_MEM[address[9:2]][15:8] <= write_data[7:0];</pre>
                         2'b10: DATA_MEM[address[9:2]][23:16] <= write_data[7:0];
                         2'bl1: DATA MEM[address[9:2]][31:24] <= write data[7:0];
                     endcase
                end
               2'b01: begin // SH
                   if (address[1]==1'b0)
                        DATA MEM[address[9:2]][15:0] <= write data[15:0];</pre>
                   else
                        DATA MEM[address[9:2]][31:16] <= write data[15:0];
               end
               2'b10: begin // SW
                    DATA MEM[address[9:2]] <= write data;
                end
```

```
always comb begin
   mem violation = 1'b0;
   case (1'b1)
        (MemRead || MemWrite) && (1 type==2'b10 || s type==2'b10):
           mem violation = (address[1:0] != 2'b00); // word must be aligned
       (MemRead || MemWrite) && (1_type==2'b01 || s_type==2'b01):
           mem violation = (address[0] != 1'b0); // half must be aligned
        default: :
   endcase
// Read (combinational)
always comb begin
   read data = 32'b0;
   if (MemRead && !mem violation) begin
       case (1 type)
           2'b00: // LB (sign-extend byte)
               read data = {{24{word[8*address[1:0]+7]}}, word >> (8*address[1:0]) & 8'hFF};
           2'b01: // LH (sign-extend halfword)
               read_data = {{16{word[16*address[1]+15]}}, word >> (16*address[1]) & 16'hFFFF};
           2'b10: // LW (word)
                read data = word;
           default:
               read data = 32'b0;
        endcase
end
```

Memory Alignment:

Memory Alignment

To simplify the circuitry, the data memory can only access 32-Bits at a time. Regardless of what the load/store instruction you may have <u>dataR</u> and <u>dataW</u> will always be 32-bits long. In addition, many RISC-V Memories have a further restriction that data memory can only access addresses that are multiples of 4. RISC-V often mandates that loads/stores happen on aligned addresses, that is

- 1. lw/sw happens at addresses that are multiples of 4.
- 2. 1h/sh happens at addresses that are multiples of 2.
- 3. **1b/sb** can happen at any address.
- 4. **lhu (Load Halfword Unsigned):** Loads a 16-bit halfword from memory into a register and zero-extends it to 32 bits.
- 5. **lbu (Load Byte Unsigned):** Loads an 8-bit byte from memory into a register and zero-extends it to 32 bits.

Unaligned accesses have undefined behavior. In the case of loads, the half-words/bytes may be selected from the 32-Bit word and Sign/Zero extended based on the instruction. In the case of stores, data smaller than word size may be manipulated to align with the right bytes, and a mask may be applied to avoid unnecessary overwrites (separate read/write bits).

- Alignment checks (memory violations):
 - LW/SW → address must be multiple of 4.
 - LH/SH → address must be multiple of 2.
 - LB/SB → no restriction.
- Selective masking:
 - For byte and halfword stores, only update the required bytes inside the word.
 - For loads, select the right portion of the word and apply sign-extension / zero-extension.

Instruction for load store:



Stores (S-Type)

The store instructions are encoded in a special instruction type known as the S-Type (bear in mind that S does not stand for Special). The encoding of S-Type is as follows:

imm _{11:5}	rs2	rs1	funct3	imm _{4:0}	ор	S-Type
---------------------	-----	-----	--------	--------------------	----	--------

It is slightly different from the I-Type. The destination register operand is replaced with the immediate value while the source operand (rs2) is brought back, leading to breaking down of immediate into two fields. Breaking down ensures uniformity in the fields (rs1, rs2, rd, etc.).

ор	funct3	funct7	Type	Instruction		Operation
0100011 (35)	000	-	S	sb rs2, imm(rs1)	store byte	[Address] _{7:0} = rs2 _{7:0}
0100011 (35)	001	-	S	sh rs2, imm(rs1)	store half	[Address] _{15:0} = rs2 _{15:0}
0100011 (35)	010	-	S	sw rs2, imm(rs1)	store word	[Address] _{31:0} = rs2

Instruction for load store:

Loads (I-Type)

The load instructions are encoded as I-Type Instructions.

imm _{11:0}	rs1	funct3	rd	ор	I-Type
---------------------	-----	--------	----	----	--------

A list of load instructions is given in the table below.

op	funct3	funct7	Type	Instruction	Description	Operation
0000011 (3)	000	-	I	lb rd, imm(rs1)	load byte	rd = SignExt([Address] _{7:0})
0000011 (3)	001	-	I	lh rd, imm(rs1)	load half	rd = SignExt([Address] _{15:0})
0000011 (3)	010	-	I	lw rd, imm(rs1)	load word	rd = [Address] _{31:0}
0000011 (3)	100	-	I	lbu rd, imm(rs1)	load byte unsigned	rd = ZeroExt([Address] _{7:0})
0000011 (3)	101	-	I	lhu rd, imm(rs1)	load half unsigned	rd = ZeroExt([Address] _{15:0})

The load instructions function in a similar way to <u>add</u> instructions, with immediate operands. Address is computed inside the ALU and propagated to the data memory to index the required data from memory array.


```
7'b00000011: begin  // Load
   Regwrit = 1;
   alusrc = 1;
   ALUop = 5'b000011;
   MemRead = 1;
   MemToReg = 1;
   case(func3)
      3'b000: L_type = 2'b00 ;//lb
      3'b001: L_type = 2'b00 ;//lh
      3'b010: L_type = 2'b00 ;//lw
      default: L_type = 2'b00 ;
   endcase
end
```

Control signals for Load


20

Top module changes:

```
// Data memory
data memory dl(
 .clk(clk),
.address(alu_OUT),
.write data(rsl),
.MemRead (MemRead),
.MemWrite (MemWrite),
.l_type(L_type),
.s type(S type),
.read data(read data),
.mem_violation(mem_violation)
    );
 //mux to control storage or just output
 assign write data = (MemToReg)? read data: alu OUT ;
// control module instantiation
Control cl(
.opcode(Instruction[6:0]),
.func3(Instruction[14:12]),
.MemRead (MemRead),
.MemWrite (MemWrite),
.Regwrit (regWrite),
.MemToReg (MemToReg),
.alusrc(alusrc),
.ALUop (ALUop),
.L_type(L_type),
.S_type(S_type)
    );
```




Elaborated Design/ Schematic:




22

Assembly code:

```
*Untitled - Notepad
File Edit Format View Help
# Initialize registers
addi x1, x0, 10
                       # 0x00A00093
addi x2, x0, 20
                       # 0x01400113
addi x3, x0, -5
                       # 0xFFB00193
# R-type arithmetic
add x4, x1, x2
                       # 0x002082B3
sub x5, x2, x1
                       # 0x40110133
# Store to memory
    x4, 0(x0)
                       # 0x00402023
sw x5, 4(x0)
                       # 0x00502223
sb x1, 8(x0)
                       # 0x00104423
sh x2, 12(x0)
                       # 0x00204623
# Load from memory
1w x6, 0(x0)
                       # 0x00002303
1h x7, 12(x0)
                       # 0x00C03483
lb x8, 8(x0)
                       # 0x00804403
# Logical operations
xor x9, x6, x7
                       # 0x007343B3
and x10, x6, x7
                       # 0x00737433
or x11, x6, x7
                       # 0x007364B3
xori x12, x6, 15
                       # 0x00F34613
andi x13, x7, 15
                       # 0x00F4F693
ori x14, x8, 15
                       # 0x00F46513
```



Simulation:



Part 3: Jumps

Jumps

There are two jump instructions namely

- 1. jalr (I-Type)
- 2. jal (J-Type)


The encoding of J-Type is given in the figure below




A list of jump instructions is provided in the table below

ор	funct3	funct7	Type	Instruction		Description	Operation		
1100111 (103)	000	-	I	jalr rd,	rs1, imm	jump and link register	PC = rs1 + SignExt(imm),	rd = PC + 4	
1101111 (111)	-	-	J	jal rd,	label	jump and link	PC = JTA,	rd = PC + 4	

The jal instruction jumps to the address specified in the immediate field, while the jalr uses the addresses stored in rs1 along with immediate values to make longer jumps.





Part 3: Jumps


```
// Data memory
data_memory dl(
 .clk(clk),
.address(alu_OUT),
.write_data(rsl),
.MemRead (MemRead),
.MemWrite (MemWrite),
.l_type(L_type),
.s_type(S_type),
.read_data(read_data),
.mem_violation(mem_violation)
   );
//mux to control storage or just output
 assign write_data = (MemToReg)? read_data: alu_OUT ;
assign branch_target = count_pc + Im_mux;
assign PC_Next = (jump)? branch_target: ((branch && zero)? branch_target: count_pc + 4);
```

```
+
```


26

Assembly code:

```
*Untitled - Notepad
File Edit Format View Help
# Initialize registers
addi x1, x0, 10
                       # 0x00A00093
addi x2, x0, 20
                       # 0x01400113
addi x3, x0, -5
                       # 0xFFB00193
# R-type arithmetic
add x4, x1, x2
                       # 0x002082B3
sub x5, x2, x1
                       # 0x40110133
# Store to memory
    x4, 0(x0)
                       # 0x00402023
sw x5, 4(x0)
                       # 0x00502223
sb x1, 8(x0)
                       # 0x00104423
sh x2, 12(x0)
                       # 0x00204623
# Load from memory
1w x6, 0(x0)
                       # 0x00002303
1h x7, 12(x0)
                       # 0x00C03483
lb x8, 8(x0)
                       # 0x00804403
# Logical operations
xor x9, x6, x7
                       # 0x007343B3
and x10, x6, x7
                       # 0x00737433
or x11, x6, x7
                       # 0x007364B3
xori x12, x6, 15
                       # 0x00F34613
andi x13, x7, 15
                       # 0x00F4F693
ori x14, x8, 15
                       # 0x00F46513
```



Simulation:



Part 4: Branch and LUI and AUIPC

Branches


There are several types of branch instructions having B-Type Encoding and listed in the table below




ор	funct3	funct7	Type	Instruction	Description	Operation
1100011 (99)	000	-	В	beq rs1, rs2, label	branch if =	1f (rs1 == rs2) PC = BTA
1100011 (99)	001	-	В	bne rsl, rs2, label	branch if ≠	if (rsl * rs2) PC = BTA
1100011 (99)	100	-	В	blt rsl, rs2, label	branch if <	if (rs1 < rs2) PC = BTA
1100011 (99)	101	-	В	bge rs1, rs2, label	branch if ≥	1f (rs1 ≥ rs2) PC = BTA
1100011 (99)	110	-	В	bltu rsl, rs2, label	branch if < unsigned	if (rs1 < rs2) PC = BTA
1100011 (99)	111	-	В	bgeu rsl. rs2. label	branch if ≥ unsigned	if (rs1 ≥ rs2) PC = BTA

When the branch condition becomes true the processor jumps to the label listed in the instruction. Essentially, label is encoded as an immediate value that specifies the offset from current value of program counter. i.e. PC = PC + Offset (Label).

It might seem evident, but for sake of clarity we explain that arithmetic logic unit (ALU) is busy computing program counter address, and we need to we will use ALU for comparing the branch conditions.



Data path:



Upper Immediate:

Upper Immediate (U-Type)

The next goal is to extend the design to include upper immediate instructions, encoded as U-Type and listed in the table below.

imm	31:12							rd	ор	U-Type
ор	funct3	funct7	Турс	Instruc	tion		Description		Operation	
0110111 (55)	-	-	U	1uf	rd.	upimm	load upper i	immediate	rd — {upimm, 1	2°60}
0010111 (23)	-	-	U	aufpc	rd.	upimm	add upper is	mmediate to PC	rd = {upimm, 1	2'b0 + PC

```
7'b1100011: begin // Branch (B-type)
    imm = {{20{inst[31]}}, inst[7], inst[30:25], inst[11:8], 1'b0};
end
7'b0110111: begin // LUI (U-type)
    imm = {inst[31:12], 12'b0};
end
7'b0010111: begin // AUIPC (U-type)
    imm = {inst[31:12], 12'b0};
```

Control Path:

```
7'b1100011: begin // Branch
    Regwrit = 0;
    alusrc = 1;
    ALUop = 5'b01011;
    Branch = 1;
   MemRead = 0;
   MemWrite =0;
end
7'b0110111:begin // LUI
        Regwrit = 1;
        alusrc = 1;
       MemRead =0;
       MemWrite =0;
        Branch = 0;
       ALUop = 5'b01010;
end
7'b0110111:begin // AUIPC
        Regwrit = 1;
        alusrc = 1;
       MemRead =0;
       MemWrite =0;
        Branch = 0;
       ALUop = 5'b00010;
       AUI_pc = 1;
end
```


Here various flags are included as controls for the data path, these control flags control the flow, and help other modules and logics to Act properly.

Branch condition Logic:

```
// Branch condition logic
always comb begin
   branch_taken = 1'b0; // default
   if (Instruction[6:0] == 7'b1100011) begin // only BRANCH type
        case (Instruction[14:12]) // funct3
            3'b000: branch_taken = (rs0 == rs1);
            3'b001: branch_taken = (rs0 != rs1);
            3'b100: branch_taken = ($signed(rs0) < $signed(rs1));
            3'b101: branch_taken = ($signed(rs0) >= $signed(rs1));
            3'b110: branch_taken = (rs0 < rs1);
            3'b111: branch_taken = (rs0 >= rs1);
           default: branch_taken = 1'b0;
        endcase
   end
end
```

In this logic control block we handled different types of branch conditions.


Simulation:



Self evaluation:

```
# Test the RISC-V processor:
    add, sub, and, or, slt, addi, lw, sw, beg, jal
# If successful, it should write the value 25 to address 100
        RISC-V Assembly
                                Description
                                                          Address
                                                                   Machine Code
       addi x2, x0, 5
                               * x2 = 5
main:
                                                                    00500113
                               # x3 = 12
       addi x3, x0, 12
                                                                    00000193
                           * \times 7 = (12 - 9) = 3
        addi x7, x3, -9
                                                                    FF718393
        or x4, x7, x2
                           # x4 = (3 OR 5) = 7
                                                                    0023E233
        and x5, x3, x4
                           # x5 = (12 AND 7) = 4
                                                                    0041F2B3
        add x5, x5, x4
                             *x5 = 4 + 7 = 11
                                                          14
                                                                    004282B3
       beg x5, x7, end
                              # shouldn't be taken
                                                          18
                                                                    02728863
                               # \times 4 = (12 < 7) = 0
        slt x4, x3, x4
                                                                    0041A233
        beg x4, x0, around
                            # should be taken
                                                                    00020463
                                                          20
       addi x5, x0, 0
                                # shouldn't execute
                                                          24
                                                                    00000293
around: slt x4, x7, x2
                                * \times 4 = (3 < 5) = 1
                                                                    0023A233
        add x7, x4, x5
                                # \times 7 = (1 + 11) = 12
                                                                    005203B3
                                                                    402383B3
                                * \times 7 = (12 - 5) = 7
        sub x7, x7, x2
                                                          30
        sw x7, 84(x3)
                                                          34
                                                                    0471AA23
                                # [96] = 7
        1w x2, 96(x0)
                                * x2 = [96] = 7
                                                          38
                                                                    06002103
        add x9, x2, x5
                               *x9 = (7 + 11) = 18
                                                                    005104B3
                               # jump to end, x3 = 0x44
        jal x3, end
                                                                    008001EF
                               # shouldn't execute
        addi x2, x0, 1
                                                                    00100113
        add x2, x2, x9
                               # x2 = (7 + 18) = 25
                                                                    00910133
end:
        sw x2, 0x20(x3)
                                # [100] = 25
                                                          4C
                                                                    0221A023
                                # infinite loop
        beg x2, x2, done
                                                                    00210063
done:
```


Simulation results:



Outputs:


```
# run 1000ns
PC=xxxxxxxx Instr=xxxxxxxx Branch=0 Taken=0 imm=xxxxxxx rs0=xxxxxxxx rs1=xxxxxxxx
PC=00000000 Instr=00500113 Branch=0 Taken=0 imm=00000005 rs0=00000000 rs1=xxxxxxxx
PC=00000004 Instr=00c00193 Branch=0 Taken=0 imm=0000000c rs0=00000000 rs1=xxxxxxxx
PC=00000008 Instr=ff718393 Branch=0 Taken=0 imm=ffffffff rs0=0000000c rs1=xxxxxxxx
PC=0000000c Instr=0023e233 Branch=0 Taken=0 imm=00000002 rs0=00000003 rs1=00000005
PC=00000010 Instr=0041f2b3 Branch=0 Taken=0 imm=00000004 rs0=00000000c rs1=00000007
PC=00000014 Instr=004282b3 Branch=0 Taken=0 imm=00000004 rs0=00000004 rs1=00000007
PC=00000018 Instr=02728863 Branch=1 Taken=0 imm=00000004 rs0=00000000c rs1=00000003
PC=00000010 Instr=0041a233 Branch=1 Taken=0 imm=00000004 rs0=00000000 rs1=00000007
PC=00000010 Instr=0041a233 Branch=1 Taken=1 imm=00000000 rs0=000000000 rs1=00000000
```

Schematics:




PC logic:

```
always_comb begin
   if (rst) begin
       pc_next = 32'b0;
   end
   else if (jump) begin
       pc_next = pc + Im_mux; // JAL uses
   end
   else if (jalr) begin
       pc_next = (rs1 + Im_mux) & ~32'b1;
   end
   else if (Branch && branch_taken) begin
       pc_next = pc + Im_mux; // Branch o
   end
   else begin
       pc_next = pc + 32'd4; // default seq
   end
end
```



Simulations Output:



Conclusions:

- ++
- Implemented a single-cycle RISC-V processor in SystemVerilog
- •Supports arithmetic, logical, load/store, and jump instructions
- Verified instruction execution through test programs (hex codes)
- •Correct working of PC, ALU, register file, immediate generator, and memory
- Learned integration of datapath and control logic
- •Single-cycle design works but has long critical path (low efficiency)
- •Future scope: Multi-cycle or pipelined RISC-V processor for better performance

Thank you

Muhammad Farhan Shah farhaanshah336@gmail.com