

Digital Logic Design
Assignment No. 03

Shah Humain

23K-3032

(BSE-2A)

For Active - LDN:-




S	R	R
0	0	1
0	1	1
1	0	0
1	1	0

I2

for Active-HIGH:-

S	R	Q
0	0	1
0	1	0
1	0	1
1	1	0

g₃



d4

d

d'

d5

(for fig-5)

d

(for fig-5)

(for fig-6)

d

D	E_n	d
0	1	0
1	1	1
x	0	d_0


d6

d

d7

d

Q8
(for figure 9)



(for figure - 10)



Q9 \therefore d initially LOW (given)



J	K	Clock	Q
0	0	\uparrow	0
0	1	\uparrow	0
1	0	\uparrow	1
1	1	\uparrow	\bar{Q}

\downarrow
Toggle

Q10 \therefore Negative triggered J-K flipflop
 \therefore d is initially LOW (given)



Q12



Since the input 'D' of D-flip flop also known as (data flip-flop) is connected to \bar{Q} it gives toggling function

if we consider D is '1' initially then \bar{Q} is '0' and Q is '1'.
for next clock \bar{Q} becomes D ~~as~~, Q is 0; which shows that the output toggles for every clock.

Q13 (considered Q_A to be initially zero)

