## **National University of Computer and Emerging Sciences, Lahore Campus**

	AN HAD
	SHITIONAL UNIVERSITY
	STATE OF THE STATE
1	S. S
	EMERGINES

Course: Program: **Duration:** Date Section:

DLD Lab **BS** (Computer Science) 50 mints

26-03-18 D2 (B)

Course Code: Semester:

**EL227** Spring 2018

**Total Marks:** 50 Weight 2 Pages:

25%

## Mid Term Exam

NAME:		

Roll #:\_\_\_\_

## **READ THE INSTRUCTIONS CAREFULLY.**

- 1. Final Submissions should be done in your respective section folder on sandata/xeon/Spring2018/AbdulKhaliq/DLDSectionD2/MidSubmission.
- 2. LogicWorks File must be renamed after your roll number e.g., "17L-4125". Multiple submissions are not allowed (if done, only first one will be considered).
- 3. For your ease, Pin Configurations of all ICs is given in word file named "ICs Info" in folder sandata/xeon/Spring2018/AbdulKhalig/DLDSectionD2.

**Problem Statement:** Implement the following Boolean function using 4x1 multiplexer and external logic gates.

 $F(A,B,C,D) = \sum (0,1,2,3,4,6,7,8,10,12)$ 

**a.** Draw the truth table for above problem statement.


[4 Point]

A	В	С	D	Z
0	0	0	0	1
0	0	0	1	1
0	0	1	0	1
0	0	1	1	1
0	1	0	0	1
0	1	0	1	0
0	1	1	0	1
0	1	1	1	1
1	0	0	0	1
1	0	0	1	0
1	0	1	0	1
1	0	1	1	0
1	1	0	0	1
1	1	0	1	0
1	1	1	0	0
1	1	1	1	0

**b.** Draw the complete circuit diagram using 2-input logic gates only. **[6 Points]** 

Date:  Lab Mid Solution	for	D2 (B)
A BiC D	2	1 one
0 0 0 0	1	Constant One
0000	,	Contain
00110	1	
0 0 1 1 0 0	1 2	doge D' A CD - C(D',D)
	0	c'b'+ cD => c(D'+D) c'b'+ C
	1	c-Do-17
	1	P-Dort
0 0 0	1	c'0'+ c0' =) p'(c'+c)
	0	,
, 0 1 1 0	1	D
1011	0	
1 1 10 0.	1	
1 1 10 1	0	NOR
1 1 1 0	0	10-10
, 1	0	0-11
	1~	
		KIMO
	The second secon	I DIII MIC

**c.** Implement the circuit of part (b) on LogicWorks Tool and verify the results using timing diagrams. **[15 Points]** 



d. Implement the circuit of part (b) on the trainer board and verify the outputs. (Note: Use as minimum no. of logic gates as possible)
 [25 Points]