Digital Design using Verilog by Karim Wassem

Project (1) Spartan6 - DSP48A1

Name: Shahd Bassem Mohamed Helmy

Group: 1

• (SEC.1) Verilog Code for the design

```
module Spartan6(A,B,D,C,clk,CARRYIN,opmode,BCIN,RSTA,RSTB,RSTM,RSTP,RSTC,RSTD,RSTopmode,RSTCARRYIN,
    CEA,CEB,CEM,CEP,CEC,CED,CECARRYIN,CEOpmode,PCIN,BCOUT,P,PCOUT,M,CARRYOUT,CARRYOUTF);
 4 parameter A0REG=0;
 5 parameter A1REG=1;
 6 parameter B0REG=0;
parameter MREG=1;
parameter PREG=1;
parameter CARRYOUTREG=1; // For piplining
parameter OPMODEREG=1; // For piplining
    parameter B_INPUT="DIRECT";
parameter RSTTYPE="SYNC";
19 input [17:0] A,B,D; // Inputs
20 input [47:0] C; // Inputs
21 input [17:0] BCIN; // Dedicat
           CEA, CEB, CEM, CEP, CEC, CED, CECARRYIN, CEOpmode;
    wire [17:0] D_pipe, B0_pipe, B1_pipe, A0_pipe, A1_pipe, opmode_pipe;
    wire [47:0] C_pipe;
    reg [47:0] C_reg, P_reg;
    reg [35:0] M_reg;
    reg [35:0] mult_out;
    wire carryout;
    wire CIN;
    assign B in = (B INPUT=="CASCADE") ? BCIN : B;
```

assign carryin input = (CARRYINSEL=="CARRYIN") ? CARRYIN : opmode pipe[5];

```
generate
    if(RSTTYPE=="ASYNC")begin
            always @(posedge clk or posedge RSTD) begin
                if(RSTD)
                    D reg <= 18'b0;
                else if(CED)
                    D reg <= D;
            end
            always @(posedge clk or posedge RSTB) begin
                if(RSTB)
                B0_reg <= 18'b0;
                else if (CEB)
                B0 reg <= B in;
            end
            always @(posedge clk or posedge RSTB) begin
                if(RSTB)
                B1 reg <= 18'b0;
                else if (CEB)
                B1 reg <= B1 INPUT;
            end
            always @(posedge clk or posedge RSTC) begin
                if(RSTC)
                    C_reg <= 48'b0;</pre>
                else if (CEC)
                    C reg <= C;
            end
            always @(posedge clk or posedge RSTA) begin
                if(RSTA)
                    A0_reg <= 18'b0;
                else if(CEA)
                    A0 reg<= A;
```

```
end
always @(posedge clk or posedge RSTA) begin
    if(RSTA)
        A1 reg <= 18'b0;
    else if(CEA)
        A1 reg <= A0 pipe;
end
always @(posedge clk or posedge RSTopmode) begin
    if(RSTopmode)
        opmode reg <= 8'b0;
    else if (CEopmode)
        opmode reg <= opmode;
end
always @(posedge clk or posedge RSTM) begin
if(RSTM)
    M reg <= 36'b0;
else if (CEM)
    M reg <= mult out;
end
always @(posedge clk or posedge RSTCARRYIN) begin
    if(RSTCARRYIN)
    CYI reg <= 1'b0;
    else if (CECARRYIN)
    CYI reg <= carryin input;
end
always @(posedge clk or posedge RSTP) begin
    if(RSTP)
        P reg <= 48'b0;
    else if(CEP)
        P reg <= postAdder result;</pre>
end
```

```
always @(posedge clk or posedge RSTCARRYIN) begin
            if(RSTCARRYIN)
            CYO reg <= 1'b0;
            else if (CECARRYIN)
            CYO reg <= carryout;
        end
end
else begin ///synchronous rst
 always @(posedge clk) begin
        if(RSTD)
            D reg <= 18'b0;
        else if(CED)
            D reg <= D;
        if(RSTB)
            B0_reg<=18'b0;
        else if (CEB)
            B0 reg<=B in;
        if(RSTB)
            B1 reg<=18'b0;
        else if (CEB)
            B1 reg<=B1 INPUT;
        if(RSTC)
            C reg <= 48'b0;</pre>
        else if (CEC)
            C_reg <= C;</pre>
        if(RSTA)
            A0_reg <= 18'b0;
        else if(CEA)
            A0 reg<= A;
```

```
if(RSTA)
                      A1 reg <= 18'b0;
                  else if(CEA)
                      A1 reg <= A0 pipe;
                  //OPMODE
                  if(RSTopmode)
                      opmode reg <= 8'b0;
                  else if (CEopmode)
                      opmode reg <= opmode;
                  if(RSTM)
                     M reg <= 36'b0;
180
                  else if (CEM)
181
                      M_reg <= mult out;</pre>
182
183
184
                  if(RSTCARRYIN)
                      CYI reg <= 1'b0;
185
                  else if (CECARRYIN)
                      CYI reg <= carryin input;
187
188
189
                  if(RSTP)
                      P reg <= 48'b0;
191
                  else if(CEP)
192
                      P reg <= postAdder result;
193
194
                  if(RSTCARRYIN)
                      CYO reg <= 1'b0;
195
                  else if (CECARRYIN)
                      CYO reg <= carryout;
198
          end
199
         end
         endgenerate
```

```
always @(*) begin
    preAdder result = (opmode pipe[6])? D pipe - B0 pipe : D pipe + B0 pipe;
                   = B1 pipe * A1 pipe;
   concatenated = {D pipe[11:0],A1 pipe,B1 pipe};
   case (opmode pipe[1:0])
   2'b00: X out = 48'b0;
   2'b01: X out = {12'b0,M};
   2'b10: X out = PCOUT;
   2'b11: X out = concatenated;
       default: X out = 48'b0;
   endcase
   case (opmode pipe[3:2])
   2'b00: Z out = 48'b0;
   2'b01: Z out = PCIN;
   2'b10: Z out = PCOUT;
   2'b11: Z out = C pipe;
       default: Z out = 48'b0;
end
       assign B1 INPUT
                          = (opmode pipe[4]) ? preAdder result : B0 pipe;
       assign D pipe
                          = (DREG) ? D reg : D;
       assign B0 pipe
                          = (B0REG) ? B0 reg : B in;
                          = (B1REG) ? B1 reg : B1 INPUT;
       assign B1 pipe
       assign BCOUT
                          = B1 pipe;
       assign C pipe
                          = (CREG) ? C reg : C;
       assign A0 pipe
                          = (A0REG) ? A0 reg : A;
                          = (A1REG) ? A1 reg : A0 pipe;
       assign A1 pipe
       assign opmode_pipe = (OPMODEREG) ? opmode_reg : opmode;
       assign M
                          = (MREG) ? M reg : mult out;
       assign CIN
                          = (CARRYINREG) ? CYI reg : carryin input;
```

```
assign {carryout,postAdder_result} = (opmode_pipe[7]) ?

Z_out-(X_out+CIN) :

Z_out+X_out+CIN ;

assign P = (PREG) ? P_reg : postAdder_result;

assign CARRYOUT = (CARRYINREG) ? CYO_reg : carryout;

assign CARRYOUTF = CARRYOUT;

assign PCOUT = P;
```

• (SEC.2) Testbench Code for the design

```
module Spartan6_tb();
     reg [17:0] A, B, D;
  4 reg [47:0] C;
  5 reg [17:0] BCIN;
  6 reg clk;
  7 reg CARRYIN;
     reg [7:0] opmode;
     reg RSTA, RSTB, RSTM, RSTP, RSTC, RSTD, RSTopmode, RSTCARRYIN;
     reg CEA, CEB, CEM, CEP, CEC, CED, CECARRYIN, CEopmode;
     reg [47:0] PCIN;
     wire [17:0] BCOUT;
 14 wire [47:0] P, PCOUT;
     wire [35:0] M;
     wire CARRYOUT, CARRYOUTF;
     reg [47:0] prev P; //For PATH3
          Spartan6 dut (A, B, D,C,clk,CARRYIN,opmode,BCIN,
          RSTA, RSTB, RSTM, RSTP, RSTC, RSTD, RSTopmode, RSTCARRYIN,
          CEA, CEB, CEM, CEP, CEC, CED, CECARRYIN, CEopmode,
          PCIN, BCOUT, P, PCOUT, M, CARRYOUT, CARRYOUTF);
          initial begin
              clk = 0;
              forever
              #1 clk = \sim clk;
          end
          initial begin
              A = 0; B = 0; C = 0; D = 0;
              BCIN = 0; CARRYIN = 0; PCIN = 0;
              opmode = 0;
```

```
RSTC = 1; RSTD = 1; RSTopmode = 1; RSTCARRYIN = 1;
 @(negedge clk);
                 B = \$random;
                                 C = $random;
                                                 D = $random;
 A = $random;
          = $random; BCIN
                                = $random;
           = $random; PCIN
                                = $random;
 @(negedge clk);
     $display("Error");
     $stop;
     $display("Reset is done");
 repeat(4) @(negedge clk);
$display("Verify DSP Path 1");
opmode = 8'b11011101;
 repeat(4) @(negedge clk);
         $display("Error .... Expected values: BCOUT=%h, M=%h, P=%h,PCOUT=%h, CO=%b, COF=%b",
                  'hf, 'h12c, 'h32, 'h32, 0, 0);
         $stop;
         $display("Passed");
```

```
$display("Verify DSP Path 2");
        repeat(3) @(negedge clk);
        @(negedge clk) prev_P = P;
        opmode = 8'b00001010;
        BCIN = $random; CARRYIN = $random; PCIN = $random;
        repeat(3) @(negedge clk);
        repeat(3) @(negedge clk);
            $display("Error .... Expected values: BCOUT=%h, M=%h, P=%h,PCOUT=%h, CO=%b, COF=%b",
    end
endmodule
```

• (SEC.3) Do File

```
1 vlib work
2 vlog Spartan6.v Spartan6_tb.v
3 vsim -voptargs=+acc work.Spartan6_tb
4 add wave *
5 run -all
6 #quit -sim
```

• (SEC.4) Snippets of waveform 'QuestaSim'

• (SEC.5) Constraint File

```
• # ## To use it in a project:
• # ## - rename the used ports (in each line, after get ports)

    set property -dict { PACKAGE PIN W5 IOSTANDARD LVCMOS33 }

 [get ports clk]

    create clock -add -name sys clk pin -period 10.00 -waveform {0 5}

 [get ports clk]
• # ## Switches
# set property -dict { PACKAGE PIN V16
# set property -dict { PACKAGE PIN W16
# set property -dict { PACKAGE PIN W17
                              IOSTANDARD LVCMOS33 }
# set property -dict { PACKAGE PIN W15
# set property -dict { PACKAGE PIN V15
• # set property -dict { PACKAGE PIN W14
                              IOSTANDARD LVCMOS33 }
# set property -dict { PACKAGE PIN W13
# #set_property -dict { PACKAGE_PIN R3 IOSTANDARD LVCMOS33 }
```

```
• # #set property -dict { PACKAGE PIN W2
• # #set property -dict { PACKAGE PIN U1 IOSTANDARD LVCMOS33 }
• # ## LEDs
• # #set_property -dict { PACKAGE_PIN E19
• # #set property -dict { PACKAGE PIN U19 IOSTANDARD LVCMOS33 }
• # #set property -dict { PACKAGE PIN V19 IOSTANDARD LVCMOS33 }
• # #set property -dict { PACKAGE PIN W18 IOSTANDARD LVCMOS33 }
# #set property -dict { PACKAGE PIN U15
• # #set property -dict { PACKAGE PIN U14 IOSTANDARD LVCMOS33 }
# #set_property -dict { PACKAGE_PIN V14 IOSTANDARD LVCMOS33 }
# #set_property -dict { PACKAGE_PIN V13 IOSTANDARD LVCMOS33 }
# #set_property -dict { PACKAGE_PIN V3
# #set_property -dict { PACKAGE_PIN W3
                             IOSTANDARD LVCMOS33 }
# #set_property -dict { PACKAGE_PIN U3
# #set property -dict { PACKAGE PIN N3
                            IOSTANDARD LVCMOS33 }
```

```
• # #set property -dict { PACKAGE PIN L1 IOSTANDARD LVCMOS33 }
• # #set property -dict { PACKAGE PIN W7 IOSTANDARD LVCMOS33 }
# #set property -dict { PACKAGE PIN W6
# #set property -dict { PACKAGE PIN U8
                              IOSTANDARD LVCMOS33 }
# #set property -dict { PACKAGE PIN V8
# #set property -dict { PACKAGE PIN U5
                              IOSTANDARD LVCMOS33 }
# #set property -dict { PACKAGE PIN V5
• # #set property -dict { PACKAGE PIN V7 IOSTANDARD LVCMOS33 }
• # #set property -dict { PACKAGE PIN U2 IOSTANDARD LVCMOS33 }
# #set_property -dict { PACKAGE_PIN U4
# #set property -dict { PACKAGE PIN V4
                              IOSTANDARD LVCMOS33 }
# #set_property -dict { PACKAGE_PIN W4
• # ##Buttons
# #set_property -dict { PACKAGE_PIN T17 IOSTANDARD LVCMOS33 }
```

```
• # #set property -dict { PACKAGE PIN U17 IOSTANDARD LVCMOS33 }
• # #set property -dict { PACKAGE PIN J1
• # #set property -dict { PACKAGE PIN L2
• # #set property -dict { PACKAGE PIN J2
                                           IOSTANDARD LVCMOS33 }
• # #set property -dict { PACKAGE PIN G2
• # #set property -dict { PACKAGE PIN H1
                                           IOSTANDARD LVCMOS33 }
• # #set property -dict { PACKAGE PIN K2
• # #set property -dict { PACKAGE PIN H2
                                           IOSTANDARD LVCMOS33 }
• # #set property -dict { PACKAGE PIN G3
• # #set property -dict { PACKAGE PIN A14
                                            IOSTANDARD LVCMOS33 }
# #set_property -dict { PACKAGE_PIN A16
                                            IOSTANDARD LVCMOS33 }
• # #set property -dict { PACKAGE PIN B15
                                            IOSTANDARD LVCMOS33 }
• # #set_property -dict { PACKAGE_PIN B16
• # #set property -dict { PACKAGE PIN A15
                                            IOSTANDARD LVCMOS33 }
• # #set property -dict { PACKAGE PIN A17
• # #set property -dict { PACKAGE PIN C15
                                            IOSTANDARD LVCMOS33 }
• # #set property -dict { PACKAGE PIN C16
                                            IOSTANDARD LVCMOS33 }
```

```
• # #set property -dict { PACKAGE PIN K17
• # #set property -dict { PACKAGE PIN M18
                                            IOSTANDARD LVCMOS33 }
• # #set property -dict { PACKAGE PIN N17
• # #set property -dict { PACKAGE PIN P18
• # #set property -dict { PACKAGE PIN L17
                                            IOSTANDARD LVCMOS33 }
• # #set property -dict { PACKAGE PIN M19
• # #set property -dict { PACKAGE PIN P17
                                            IOSTANDARD LVCMOS33 }
• # #set property -dict { PACKAGE PIN R18
• # #set property -dict { PACKAGE PIN J3
• # #set property -dict { PACKAGE PIN L3
                                           IOSTANDARD LVCMOS33 }
• # #set property -dict { PACKAGE PIN M2
                                           IOSTANDARD LVCMOS33 }
# #set_property -dict { PACKAGE_PIN N2
                                           IOSTANDARD LVCMOS33 }
# #set_property -dict { PACKAGE_PIN K3
                                           IOSTANDARD LVCMOS33 }
# #set_property -dict { PACKAGE_PIN M3
# #set_property -dict { PACKAGE_PIN M1 |
                                           IOSTANDARD LVCMOS33 }
• # #set property -dict { PACKAGE PIN N1
                                           IOSTANDARD LVCMOS33 }
 # ##VGA Connector
• # #set property -dict { PACKAGE PIN G19
                                            IOSTANDARD LVCMOS33 }
# #set_property -dict { PACKAGE_PIN H19
                                            IOSTANDARD LVCMOS33 }
```

```
# #set_property -dict { PACKAGE_PIN_J19

    # #set property -dict { PACKAGE PIN N19 IOSTANDARD LVCMOS33 }

• # #set property -dict { PACKAGE PIN N18
• # #set property -dict { PACKAGE PIN L18 IOSTANDARD LVCMOS33 }
• # #set property -dict { PACKAGE PIN J18 IOSTANDARD LVCMOS33 }
• # #set property -dict { PACKAGE PIN J17 IOSTANDARD LVCMOS33 }
• # #set property -dict { PACKAGE PIN H17 IOSTANDARD LVCMOS33 }
• # #set property -dict { PACKAGE PIN G17 IOSTANDARD LVCMOS33 }

    # #set property -dict { PACKAGE PIN D17 IOSTANDARD LVCMOS33 }


• # #set property -dict { PACKAGE PIN P19
# #set_property -dict { PACKAGE_PIN R19 IOSTANDARD LVCMOS33 }
• # ##USB-RS232 Interface
# #set_property -dict { PACKAGE_PIN A18 IOSTANDARD LVCMOS33 }
• # #set property -dict { PACKAGE PIN C17 IOSTANDARD
• # #set_property -dict { PACKAGE_PIN B17 IOSTANDARD
```

• # ##Note that CCLK_0 cannot be placed in 7 series devices. You

set property CONFIG MODE SPIx4 [current design]

• (SEC.6) Vivado 'Elaboration'


Schematic



Message Tab




• (SEC.7) Vivado 'Synthesis' Schematic



Message Tab




Utilization Report



Timing Report




• (SEC.8) Vivado 'Implementation' Schematic




Message Tab



Utilization Report



Timing Report



• (SEC.8) QuestaLint 'Linting'

