{"payload":{"header_redesign_enabled":false,"results":[{"id":"297084741","archived":false,"color":"#f34b7d","followers":13,"has_funding_file":false,"hl_name":"ShaheerSajid/RISCV","hl_trunc_description":"32-bit soft RISCV processor for FPGA applications","language":"C++","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":297084741,"name":"RISCV","owner_id":26166401,"owner_login":"ShaheerSajid","updated_at":"2023-11-25T14:40:53.562Z","has_issues":true}},"sponsorable":false,"topics":["fpga","processor","embedded-systems","riscv","rtl","ip","verilog","peripherals","uart","avalon","risc-v","verilator","rv32imf"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":123,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AShaheerSajid%252FRISCV%2B%2Blanguage%253AC%252B%252B","metadata":null,"csrf_tokens":{"/ShaheerSajid/RISCV/star":{"post":"YrIHnQcNCL78OaLLgYf72f41Y1mg585qNZZYq5W1fV3Gu6bm56YUV13cICgH7QHqgqCIDvdzmSzQJRpmvF_BQQ"},"/ShaheerSajid/RISCV/unstar":{"post":"odKpqzM0dNrKnjEbRPX41h2yZrso-GAE29bYNbI7gU01j-bXX6YK_ORFaAqBG1Kz9ccxA4FWSSa7VfmLPv3Sfw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"w0kfnCDZXFdYRr5PuCwEms15sKWqVb_OfDwR6D96BjNDGcBIdLn5i5GlqQl1msiURQnEYILKIzOkHA8oQ1Lj1w"}}},"title":"Repository search results"}