

# Embed-It! Integrator Quick Start Guide

DesignWare Foundation IP AE Team March 2022

# Copyright Notice and Proprietary Information Notice

© 2022 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

#### **Destination Control Statement**

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

#### Disclaimer

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

#### **Trademarks**

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at <a href="https://www.synopsys.com/company/legal/trademarks-brands.html">https://www.synopsys.com/company/legal/trademarks-brands.html</a> All other product or company names may be trademarks of their respective owners.

#### Free and Open-Source Software Licensing Notices

If applicable, Free and Open-Source Software (FOSS) licensing notices are available in the product installation.

#### **Third-Party Links**

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

Synopsys, Inc.

www.synopsys.com



# **Table of Contents**

Installation	<u>5</u>
Documentation	<u>8</u>
Creating a Project and Configuring Instances	<u>9</u>
Memory Configuration Basics	<u>16</u>
About PVTs	<u>20</u>
Custom Settings Files	<u>24</u>
Group Wizard	<u>26</u>
Comprehensive Online Support	<u>39</u>

# Table of Contents - Appendices

<u>Appendix A</u> Example viewselect List

<u>Appendix B</u> Useful Settings (PWL, Worst Power)

Appendix C Batch Mode Scripts

Appendix D ish Commands

<u>Appendix E</u> Integrator Setup File

Appendix F Importing . CSV Files into Group Wizard

<u>Appendix G</u> Using Plugins



# Installation Documentation Memory Instance Generation Features and Settings

## Installation

## Software and Licensing

- Integrator software
  - You need to install this software before you can use the memory compilers.
  - Installation instructions are available at the link below (SolvNetPlus account required):
    - Designware Embedded Memory IP installation and usage
  - Download location
    - https://solvnet.synopsys.com/DownloadCenter
- Install license file and set the path to the file:

```
setenv LM_LICENSE_FILE /<path>/<license_file>
```

- Latest Installation Guides
  - https://www.synopsys.com/support/licensing-installation-computeplatforms/licensing.html
- CAUTION: if you install a new memory compiler, you may need to install the latest version of Integrator software. Check the release.txt in the memory compiler directory for the required Integrator (EMBEDIT) version:
  - EMBEDIT VERSION : R-2021.03-SP1+
    - Requires version R-2021.03-SP1 or later

## Installation

Memory compilers

- Download memory compilers
  - Download location: myDesignWare
  - Follow SFTP/FTPS Download Instructions

## DesignWare Download

Directory: /MyProducts/ip/v-comp\_ 1p11sacrl256s

SFTP/FTPS Download Instructions...

File	Size	Date
READ_ME_FIRST.TXT	243 B	2020-04-13
checksum_info.txt	2 KB	2021-07-09
release.txt	191 KB	2021-07-09

Define the memory compiler directory in your setup

setenv VL\_COMPLIB\_PATH /<path>/<memory\_compiler\_library\_directory>


IMPORTANT! Do NOT point to the actual memory compiler directory, e.g., xx16n...

Point to one level above the actual memory compiler directory.

## **Documentation Resources**

- Memory Compiler Release Notes
  - release.txt in the memory compiler folder
- Memory Compiler User Manual
  - edoc\*.pdf in the memory compiler folder
- Embed-It! Integrator User Manual
  - <integrator\_install\_path>/doc/integrator.pdf
- Application Notes
  - Step 1: Login to <u>myDesignWare</u> with your SolvNetPlus credentials
  - Step 2: Search for IP...
  - Step 3: Check all the application notes under the "Documentation" section
- SolvNetPlus Articles
  - Step 1: Login to SolvNetPlus
  - Step 2: Search for key words
- Memory Datasheet
  - <instance name> allpvt.ds in the instance generation output folder

# Ready? Let's start memory generation!




Launch Embed-It! Integrator

unix%> integrator &

• Create "New" Project

# **Create Project**




- Enter Project Name and Location
- Add compiler libraries



Please enter the folder where the memory compilers are located.

Do NOT enter the compiler folder itself here.

# Configuring Memory Instances – 3 ways



0

Select "Component"

→ "New..." to add individual instances

OR

2

Select "Component" →
"Group Wizard" to select
optimum instances


OR

8

Import instance
configuration (.cfg) files

# Select Compiler Or Type

Project Window  $\rightarrow$  "Component"  $\rightarrow$  "New"  $\rightarrow$  "Memory" (or "ROM")



0

Select Memory Type


"Memory" = SRAM, Register File, TCAM
"ROM"



Select
"Foundry" → "Process
Node"

# Select Compiler Or Type

Project Window → Component → New → "Memory" (or "ROM")





#### www.mydesignware.com

Subscribe to get automatic notifications of updates.

SolvNetPlus account required.


Must have active Maintenance to get updates.



Select to list by "Compiler Name"

# Select Compiler Or Type

Project Window -> Component -> New -> "Memory" (or "ROM")




- Click "View Range Table" to check the compiler support range
- Select "Configure..." to enter memory configuration data

The compiler name are hidden on purpose

Configure Component

#### Select desired PVTs



 If required Bits in Word is greater than shown in Allowed values, adjust Center Decode, Number of Words or Banks accordingly

 Center Decode changed to true, then Allowed value for Bits in Word increase

Refer to memory compiler
 User Manual for instance
 naming convention

Valid data range shown% = allowed increment

# Memory Configuration Basics


Feature*	Description/Notes
Number of Words (NW)	Memory depth
Bits in Word (NB)	Word width
Column Mux Option (CM)	<ul> <li>Changes aspect ratio with area trade-off</li> <li>NW / CM = # physical rows</li> <li>NB * CM = # physical columns</li> </ul>
Center Decode	<ul> <li>Memory default has row decoder on left side, and a contiguous bit-cell array</li> <li>Splits memory array into left and right halves, places row decoders in center of memory (left and right row decoders)</li> <li>Extends word width</li> <li>May improve performance, area trade-off for most of the compiler envelope</li> </ul>
Number of Banks	<ul> <li>Splits the memory to create vertically stacked banks</li> <li>Extends the range of number of words that can be used</li> <li>May improve performance or dynamic power</li> <li>Area trade-off</li> </ul>
Bit Write Enable	<ul> <li>Enables Write Mask (per bit)</li> <li>No area impact</li> <li>Also called Sub-word (SW)</li> </ul>
Periphery Vt (28nm and smaller geometries, some 40nm compilers)	<ul> <li>Allows selection of the Vt used in the periphery</li> <li>Use to trade-off performance vs. leakage</li> <li>No direct area impact (may allow use of smaller area instance to meet speed)</li> <li>Note that the periphery Vt selected may not reflect the actual Vt mix used, although it will be the dominant Vt</li> </ul>
Memory Name	<ul> <li>Allows customization of memory instance name.</li> <li>Refer to memory compiler User Manual (edocxxx.pdf) for instance auto naming convention</li> </ul>

<sup>\*</sup>Please note that listed features may not be available in all compilers

Please refer to the <compiler\_name>\_custom.glb file in the memory compiler directory for target memory compiler features.

## Memory Configuration Basics cont'd

Column MUX, Banking, and Center Decode compile-time options



# Memory Configuration Basics cont'd

Feature*	Description/Notes
Power Gating (40nm and smaller geometries)	<ul> <li>Adds internal power gating for power management modes</li> <li>Enables Deep Sleep and Shut Down modes</li> <li>Light Sleep mode is always available, regardless of Power Gating</li> </ul>
<b>Dual Rail</b> (40nm and smaller geometries)	<ul> <li>Separates Array and Periphery power supplies</li> <li>Adds level shifters between Array and Periphery</li> <li>Allows Periphery to run at lower voltage than Array to reduce dynamic power and leakage</li> </ul>
Leakage Control (65nm)	Adds option to reduce leakage, controlled by Memory Enable pin (earlier version of Light Sleep mode)
Integrated Test	<ul> <li>Adds BIST MUXs</li> <li>40nm and smaller, also adds scan registers on memory input and output signals and compare/capture logic</li> <li>Note that the BIST test data bus is 4 bits wide, designed to work with Synopsys memory BIST solution (STAR Memory System – SMS), can also be used with 3rd party BIST solutions</li> </ul>
Scan Enable (12nm and smaller geometries)	<ul> <li>Adds scan chain and DFTMASK functionality</li> <li>Can be found in the "Advanced" Tab → "Generic" Tree in the Configure Component dialog</li> </ul>
Column Redundancy	<ul> <li>Adds redundant Column elements to the memory</li> <li>Check with your foundry contact for redundancy guidance on your target node</li> </ul>
Row Redundancy	<ul> <li>Adds redundant Row elements to the memory</li> <li>Typically on single port memories, used when SoC has very high bit count</li> <li>Check with your foundry contact for redundancy guidance on your target node</li> </ul>

<sup>\*</sup>Please note that listed features may not be available in all compilers


Please refer to the <compiler name> custom.glb file in the memory compiler directory for target memory compiler features.

## About PVTs

- PVTs are available in two basic types: Single Rail and Dual Rail
  - PVT name includes extraction information
  - Single Rail example
    - tt0p75v25c, Typical extraction
  - Dual Rail example
    - tt0p65v85c\_0p75v (separate periphery / array supplies, Typical extraction)
- Extraction
  - For information on RC extraction conditions for specific PVTs, please refer to the compiler User Manual.
- Supported PVTs
  - Refer to PVT\_CORNER\_SUPPORTED in the release.txt for specific memory compiler.
  - PVT definitions are also specified in the custom GLB file (<compiler>\_custom.glb)
  - Some PVT clusters (e.g., Low Voltage, Overdrive) require an add-on license feature
    - This is listed in the custom GLB file
      - Please contact your Synopsys Account Team

## **View Selection**

Select "Views" to define which EDA models are to be generated






If running with an evaluation license, only Front-End Views will be available (includes LEF)

Back-End Views will not be available (GDSII, Structural Spice netlist, Structural Verilog netlist and OASIS)

## Advanced Settings





## **GUI Advanced Options**


- Back End Options
- Cadet Options
- Front End Option
- Generic
- Parameter Options
- Pin Names



 Definitions for all the above settings are specified in the custom GLB file
 <compiler>\_custom.glb.




## **Instance Generation**



## Generated Instance Views

File Structure



Refer to the respective memory compiler User Manual for additional details


# Custom Settings File

- Can be used to define global settings for a project or block
  - e.g. PVTs, BIST, Power Gating, Dual Rail, custom pin names, periphery Vt, etc.
  - Simplifies changes
    - Only need to change data in the custom settings file, versus for each memory instance in the project
    - Can be used with scripts in batch mode
- Can have multiple custom settings files
  - Project level
  - Block level
  - Latest file overrides early settings
- Uses same syntax as

<memory\_compiler\_name>\_custom.glb

- Located in in the compiler directory
- Refer to additional details in Integrator.pdf manual

- Path to custom settings file is relative to memory compiler directory
  - Can specify absolute path
- The .cfg file will take priority over the custom settings file
- CAUTION! Memory Instance name is NOT updated to reflect changes made when a custom settings file is used



Scroll down to Settings File, enter path to custom settings file

## Custom GLB File

<compiler> custom.glb is located in the compiler directory


Parameter Group	Description
Feature Control	Parameters that influence the memory architecture
Timing Control	Timing mode selection
Views Generation	Parameters used to select which EDA views are generated
Verilog Options	Parameters defining syntax in the Verilog model
Naming Convention	Change the default signal pin naming
PVT Definitions	Selection of PVTs to be generated
Front End Options	Definitions of templates and associated parameters used for Front End EDA views

**See** <compiler> custom.glb file for more parameters and refer to the Integrator User Manual for additional details.

# **Group Wizard**




# **Group Wizard**






## **About Group Wizard**


- Used for configuration browsing
- Generates PPA (Performance, Power and Area) reports in .csv format
- Intuitive GUI to create many instance configurations with ease
  - Use with caution though because the number of instances can grow quickly, and memory generation time will increase
- Multiple groups of instance in one project
  - All use the same report setup





Select parameters on left to add, then click right arrow to add to table

To add desired EDA views, choose "viewselect" and add to table, then enter the list of views in braces "{ }" (see Appendix A for sample list of EDA views)






## **Configuration Settings**

- If wild cards are used for any of Port Type, Family, Subfamily, Family Size, Options or Revision, then pvt\_enable can only be "Default"
- To customize the PVT list, you must select only one memory compiler per row

Select "+" to duplicate and then edit to add more configurations, "-" to remove configurations

Search and Create Configurations < ste


Foundry Technology Subprocess Port Type Family Subfamily Family Subfamily




Select "Search&Create" to determine (approximately) how many instances will be created; does NOT start instance generation

Select "Yes" to create instances; does NOT generate data, just creates instance configurations


Instance count can grow quickly with wildcards. This popup will show if instance count estimate is > ~50



Press "Close" instead, if you'd like to adjust Report Settings and Job Control; instance generation can be launched later




## Setup Report Actions...




## **Job Control**


Increasing the number of parallel jobs will generally decrease run time




This setting will be remembered even if you close and reopen Integrator

## ...and finally... Generating the Report!






- "Generate" will generate/compile all un-generated instances Instances that are already generated will not be run again
- "Report" will run Generate and create the reports (.csv format)




**NOTE:** Only 16 memory instances generated for this example

### Output Directories and Files




#### Other Features

#### **Edit Group Wizard**



To edit a group created with Group Wizard, select "Component" → "Group Wizard...", and then select the group you want to edit

#### **Export project**



To export a project for use in batch mode, or for archiving, select "Project" → "Export.."

You can export an .ish file that can be run later to regenerate the project

Please see Integrator User Manual for details on .ish files


# Congratulations!

If you still have questions....




### Comprehensive Online Support

# myDesignWare Subscribe for proactive release and bug fix notifications



## **SolvNetPlus**Synopsys Support Portal



### DesignWare IP Support

### For products under a valid core support agreement



#### ONLINE

solvnetplus.synopsys.com

Most efficient method Extensive Knowledgebase Support by Worldwide Experts Acknowledged Within 24hrs




#### EMAIL

support\_center@synopsys.com

Opens SovNetPlus case Less efficient routing

#### SolvNet**Plus**




### SYNOPSYS<sup>®</sup>

Integrated Customer Experience Platform

- Enhanced Search Experience
- Curated Technical Content
- Improved Case Self Service
- Intelligent Recommendations
- Secure Access

#### SolvNetPlus Access

Be kind and consult all available documentations before contacting support



#### solvnetplus.synopsys.com



No SolvNetPlus Account?



**REGISTER – CREATE ACCOUNT** 

000


No Site ID?



Please contact your Synopsys account manager to have an account set-up for your company

### myDesignWare

#### Search for IP




#### mydesignware.com

### Login with your SolvNetPlus UserID and Password




### myDesignWare

#### Search Results



### Embed-It! Integrator


#### Use SolvNetPlus



Select "Downloads"

#### Embed-It! Integrator

#### Subscribing to Release Alerts



Select "Downloads"

### SolvNetPlus Importance of Site ID and Project ID

- The Site ID is a unique number, that Synopsys uses to identify one specific customer site. A customer can have multiple Site IDs.
- For each new project, Synopsys and Customer define a unique Project ID.
  - IP licenses are cut for one specific Site ID and one specific Project ID.
- When entering a new SolvNet**Plus** ticket, users must enter their Site ID, a valid Project ID. and select the related Licensed product.
- The Project ID is also used during IP installation.
  - During execution of .run file, when prompted, enter the Project ID for source code installation (if no Project ID is entered, then IP is installed encrypted and/or without back-end views).
- The Project ID was communicated to you by your Synopsys account team.
  - It does not appear in "clear text" in the license file you have received.

# Appendices



### Appendix A: Example viewselect List

```
viewselect = {
        "allpvt"
        "allpvthtml"
        "allpvtjson"
        "atpg netlist"
        "avmcfg"
        "bitmap"
        "cellmatch"
        "coord"
        "core"
        "cpf"
        "ctl"
        "custom bitmap"
        "dssum"
        "emul upf"
        "fast func verilog"
        "fastscan"
        "ads"
        "ikos"
        "lvlib"
        "masis"
        "mask"
```

```
"oasis"
"params"
"plef"
"power verilog"
"spf"
"spice"
"std cells.fs lib"
"std cells.lib"
"std cells.max"
"std cells.v"
"stim"
"syn"
"tetramax"
"tpf"
"tr count"
"upf"
```

```
"verilog"
"verilog_bus_wrapper"
"verilog_netlist"
"verilog_stub"
"verilog_vhd_stim"
"vhd_rtl"
}
```

Please note that not all views will be available across all the compiler families

### Appendix B: Useful Settings

#### **PWL**

 Set the following parameters to output the Piece-wise Linear (PWL) in-rush current profile in the instance datasheet

```
define_peak_current_attribute_datasheet = true
define peak power attribute = true
```

• PWL data is provided for Read, Write, and Power mode cycles (*NOTE*: Some older compilers only support Read PWL current).

#### **Worst Power**

### Appendix C: Batch Mode Scripts

Please file a SolvNetPlus support Case to request an example of a batch mode script.

### Appendix D: ish Commands

To create an .ish file with all the user settings, use the following command:

integrator2ish -custom custom coutput\_ish\_file\_name>


### Appendix E: Integrator Setup File

- Locate this file in your home directory
  - .integratorrc
- You can edit this file (make sure all Integrator projects are closed).
- To setup custom Group Wizard parameters and report formats, edit the Customize and Report sections:
  - <Actions>
    - <Report>
    - <Parameter value="memory\_name compiler\_name NW NB CM BK center\_decode periphery\_Vt
       power\_gating dual\_rail bist\_enable redundancy\_enable timing\_mode SW report\_worst\_power
       Memory\_area Tile\_ext\_height Tile\_ext\_width Tcc Tcq Tac Read\_Power Write\_Power Idd\_leak
       Idd\_leak\_ls Idd\_leak\_ds Idd\_leak\_sd" name="Mycustom report format"/>
  - <GroupWizard>
    - <Customize>
    - <Parameter value="center\_decode bist\_enable scan\_enable redundancy\_enable periphery\_Vt
       pg\_enable vdda\_enable pvt\_enable timing\_mode report\_worst\_power output\_drive SW"
       name="Mycustomsetup"/>
- Other Report Parameters:
  - .datasheet.timing rme (adds timing data based on RM settings)



### Appendix F: Importing .csv Files into Group Wizard


- Click the "Import" button in the Group Wizard Configuration window.
- Column headings must match memory compiler parameters.
- Wildcards can be used "\*".
- Importing additional .csv files will not erase/overwrite existing data, however, uncheck "Delete Previously Created Subcomponents" before hitting "Search&Create", if you wish to keep existing instances.



Example

compiler_name	NW	NB	СМ	вк	center_decode	SW	periphery_Vt	vdda_enable	pg_enable	bist_enable	redundancy_enable	pvt_enable
2p11sacul256sa19	64	16	2	1	FALSE	0	STANDARD	TRUE	TRUE	FALSE	FALSE	{1234}
2p11sacul256sa19	64	32	2	1	0	0	STANDARD	1	1	0	0	{1234}
2p11sacul256sa19	128	60	*	*	*	0	*	TRUE	TRUE	FALSE	FALSE	{1234}
2p11sacul256sa19	256	64	2	1	1	1	STANDARD	*	*	FALSE	FALSE	Default

### Appendix G: Using Plugins





# Thank You

