

POST: Power-On Self test

Booting: Transfers OS dependent files from secondary memory to RAM.

* Internals:

- Cold boot vs Warm boot: When we boot a system it is cold boot. But when we are stuck somewhere and we boot the system again i.e. called warm boot. In warm boot POST will get skipped.
- MBR (Master boot record)
 - ↳ It contains the primary boot loader
 - ↳ It also contains Partition Table
- Boot strap loader
- Boot loader
 - primary
 - secondary (\hookrightarrow RUB)
- * Boot strap loader
 - ↓
 - Boot loader
 - ↓
 - Bootable Device

Agenda:

- Linux booting

- Linux OS stack.

`ps -ef | grep "a.out": It will give lots of information`

ppid pid ---


1 2 term

2 3 a.out

7-8-19 Saidalvi Sir:

INT 80H

H/W interrupt is active. Exception event occur.



ISR: Interrupt system routine.

Interrupt vector table:


When a interrupt is

there we have to 256
update IP & CS


as the code segment (CS)

for interrupt is different


from that of user code segment.



In 80x86



So, the first 1KB of memory is used to store Interrupt vector table.



Note: If 'I' (Interrupt) flag is disabled INTR is also disabled.

of information

All the user defined software interrupt are INT 33H
INT FFH.

When the interrupt occurs we will:

Save the flag to stack

Save CS to stack


Save IP to stack

clear I,T flag.


load IP from IVT

load CS.

- * The last statement of ISR contain IRET which will restore the IP, CS & flag values by popping it from the stack.
- * To regain all the values that has been calculated before the interrupt we have two options:
 - 1) User itself use PUSH A before the interrupt and POP A to retrieve all the values
 - 2) ISR can initially have PUSH A and just before IRET instruction there must be POP A instruction to retrieve all the values.
- * If the IVT (Interrupt vector table) has not fixed location in memory then IDTR will contain starting location of IVT.

Process

14-8-19




Ring level:

00 ← OS


01

10

11



Memory



Polling: For an I/O device processor will always check the buffer and if it is full processor will save the buffer input into main memory and clear the buffer.

Disk to Main memory is DMA (Direct memory access) transfer.

There are 317 system calls in our Linux system.

Command: "NR_syscall".

$$-c = c + 10$$

count = read (fd1, buffer, n);

$\rightarrow \text{LD } R_2, O(R_1)$

user level ADDIV $R_3, R_2, 10$
↓ SD $R_3, 0(R_4)$

→ PUSH N

PUSH button

PUSH fd1

squad

→ Library


MOV, FAX, system

call no.

INT 80H

If read O then library will go to OS level and start take the address of ISR will be there in syscall table and will start the execution from given ISR table.



1960's OS looks like :



Multiprogramming.

Next level of OS was :

Time sharing -



Jayraj Sir:

Agenda

-Process

- Process context
- Process life cycle
- Process creation
 - fork()


Process:
It is a program in execution

-Process context comprised of

- Text
- data
- Stack
- Other resources.

-Process Control Block (PCB).

* Linux is having only two things - ① File
② Process.



Process Manager:

Process creation and Execution:

How to Create New Process?



30-8-19

CPU Scheduling:

- CPU scheduling refers to the task of managing CPU sharing among a community of ready processes.
- Mechanism
 - Hardware, Data structures & Algorithms
 - Policy - strategy

31-8-19

Part of scheduler:


- (i) Enqueuing
- (ii) Dispatching
- (iii) Context Switching

Agenda:

- (i) CPU Scheduling
- Mechanism
 - Enqueuing
 - Dispatching
 - Context Switching
- Policy - strategy
 - Non - preemptive schedules
 - FCFS • EDF
 - SJN → Shortest job next.
 - Preemptive schedules

* Each context switch incurs switching:

$$(n+m) * b + k \text{ time unit}$$



- $n=32, m=8, b+k=80ns$

-

* Pre-emptive & non pre-emptive kernels:

- A scheduler that uses involuntary CPU sharing is called non-pre-emptive kernels.

31-8-19

Ajenda:

- Pre-emptive scheduling:
 - Pre-emptive SJN
 - Pre-emptive priority scheduling:
 - Round Robin
 - Multi Level Queue
 - Multilevel Feedback Queue
 - Linux scheduling

Pre-emptive SJN:

T _i	Service Time	Arrival Time	P _i	T(P _i)	Priority	Arrival Time
T ₀	30	00:00	P ₀	30	2	00:00
P ₁	10	00:10	P ₁	10	1	00:10
P ₂	15	00:15	P ₂	20	15	00:15

Pre-emptive Priority scheduling:

Completion Time	0	10	20	30	40	50	60
Process	P ₀	P ₁	P ₂	P ₀	P ₁	P ₀	P ₂

Gantt Chart:

Time	0	10	20	30	40	50	60
Process	P ₀	P ₁	P ₂	P ₀	P ₁	P ₀	P ₂

Linux Event Scheduler:

5.2.11

↳ revision:

minor release ↪

↓
down: stale/old/due/replacement.

* Threads, Thread management:

3-9-19

System calls	A/P	OS interface
ISA	→	OS
		HW Interface
		HW

Pid_t fork()

void exit (int returnstatus);

Pid_t wait (int *return code);

int execv (char * Pathname, char * argv [C]);

↳

Observation: the code present in PL with the code present
will be passed through arguments from the program.

```
int main () {  
    Pid_t Pid1, Pid2, Pid3;  
    int status;  
    int n, m;  
    n = 16;  
    Pid1 = fork();
```


CLASSEmate
Date _____
Page _____

```

if (pid1 == 0) {
    n = n + 5;
    printf ("r.d", n);
    execv ("Sout", NULL);
    n = n + 20;
    printf ("r.d", n);
}

else {
    pid2 = fork();
    n = n + 2;
    pid3 = wait (&status);
    printf ("r.d", n)
}
}

```




Process control block (PCB) will store all the status return status of child till parent also dies.

~~int main() {
 pid_t pid1, pid2, pid3;


 pid1 = fork();
 pid2 = fork();
 pid3 = fork();~~


3.

* Memory Management: Registers



4-9-19






1) First fit: It will search from the front block which have the size greater than the required size.

2) Next fit: It will start the search from the block where we have found the required block. The next block which is greater than equal to required block size will be allocated.

3) But fit: It will search for the smallest block which have memory greater than required one.

4) Worst fit: It will allocate the largest block.



MMU (Memory management unit)

logical \rightarrow MMU \rightarrow physical

Compile time binding: It will assign the logical address but won't going to bind it with physical address otherwise it cannot change the location in MM at the time of execution.

Load time binding: Physical address is not going to get assigned at load time also.

Execution time binding: Physical address is going to get assigned at execution time.

Execution time binding: Physical address is going to get assigned at execution time.

Address

Dynamic loading: load a module only if required at the time of execution time

Dynamic linking libraries:

10 program → strcpy()

In static linking 10 copies of strcpy() is required by in case of dynamic only one copy is required and if the same function called by other function it will check for it MM and if find then it will use that copy without loading it again.

Solution

6-9-9 Contiguous Allocation:

Fixed Partition Variables(Dynamic Partition)


OS	OS	O.S.
Program	200k	80K
	300K	P ₁ → 80K
		P ₂ → 100K
		80K
		P ₃ → 80K
		200K
		P ₄ → 200K
		60K
		P ₅ → 60K

Static Partition

Dynamic Partition.

move
all for

Problem



Problem with contiguous allocation:

Fragmentation

Internal

(Fixed Partition)

We have required memory but the problem is it is scattered in main memory so we cannot use that to load other program.

It occurs in both static as well as dynamic partition.

Solutions for external fragmentation in Dynamic partition:

(Compaction)

We can move all the used area block upward so that we can get all free block together at the lower part of the MM.

Non-contiguous allocation: (Paging)

Paged Memory:

logical address space.

P_1

P_2

P_3

P_4

P_5

P_6

P_7

P_8

P_9

P_{10}

P_{11}

P_{12}

P_{13}

P_{14}

P_{15}

P_{16}

P_{17}

P_{18}

P_{19}

P_{20}

P_{21}

P_{22}

P_{23}

P_{24}

P_{25}

P_{26}

P_{27}

P_{28}

P_{29}

P_{30}

P_{31}

P_{32}

P_{33}

P_{34}

P_{35}

P_{36}

P_{37}

P_{38}

P_{39}

P_{40}

P_{41}

P_{42}

P_{43}

P_{44}

P_{45}

P_{46}

P_{47}

P_{48}

P_{49}

P_{50}

P_{51}

P_{52}

P_{53}

P_{54}

P_{55}

P_{56}

P_{57}

P_{58}

P_{59}

P_{60}

P_{61}

P_{62}

P_{63}

P_{64}

P_{65}

P_{66}

P_{67}

P_{68}

P_{69}

P_{70}

P_{71}

P_{72}

P_{73}

P_{74}

P_{75}

P_{76}

P_{77}

P_{78}

P_{79}

P_{80}

P_{81}

P_{82}

P_{83}

P_{84}

P_{85}

P_{86}

P_{87}

P_{88}

P_{89}

P_{90}

P_{91}

P_{92}

P_{93}

P_{94}

P_{95}

P_{96}

P_{97}

P_{98}

P_{99}

P_{100}

P_{101}

P_{102}

P_{103}

P_{104}

P_{105}

P_{106}

P_{107}

P_{108}

P_{109}

P_{110}

P_{111}

P_{112}

P_{113}

P_{114}

P_{115}

P_{116}

P_{117}

P_{118}

P_{119}

P_{120}

P_{121}

P_{122}

P_{123}

P_{124}

P_{125}

P_{126}

P_{127}

P_{128}

P_{129}

P_{130}

P_{131}

P_{132}

P_{133}

P_{134}

P_{135}

P_{136}

P_{137}

P_{138}

P_{139}

P_{140}

P_{141}

P_{142}

P_{143}

P_{144}

P_{145}

P_{146}

P_{147}

P_{148}

P_{149}

P_{150}

P_{151}

P_{152}

P_{153}

P_{154}

P_{155}

P_{156}

P_{157}

P_{158}

P_{159}

P_{160}

P_{161}

P_{162}

P_{163}

P_{164}

P_{165}

P_{166}

P_{167}

P_{168}

P_{169}

P_{170}

P_{171}

P_{172}

P_{173}

P_{174}

P_{175}

P_{176}

P_{177}

P_{178}

P_{179}

P_{180}

P_{181}

P_{182}

P_{183}

P_{184}

P_{185}

P_{186}

P_{187}

P_{188}

P_{189}

P_{190}

P_{191}

P_{192}

P_{193}

P_{194}

P_{195}

P_{196}

P_{197}

P_{198}

P_{199}

P_{200}

P_{201}

P_{202}

P_{203}

P_{204}

P_{205}

P_{206}

P_{207}

P_{208}

P_{209}

P_{210}

P_{211}

P_{212}

P_{213}

P_{214}

P_{215}

P_{216}

P_{217}

P_{218}

P_{219}

P_{220}

P_{221}

P_{222}

P_{223}

P_{224}

P_{225}

P_{226}

P_{227}

P_{228}

P_{229}

P_{230}

P_{231}

P_{232}


P_{233}

P_{234}


P_{235}

P_{236}


13-9-19 Paged Memory:



$64 = 2^6 \rightarrow$ If memory 6 bits is required:



It changes physical address of P. (1) to logical address in above in.



* Internal fragmentation is possible in case of Paged memory allocation

Maximum wastage = $4KB - 1$

Minimum wastage = $0KB$

\Rightarrow Average wastage = $2KB$.

* Page size 1 Average wastage due to internal fragⁿ ↗ Page table size ↘

Page size 2 Average wastage due to internal fragⁿ ↘ Page table size ↗

17-9-19

* Shared Memory:

	0	code 0	data 0
0	code 0	P ₁	P ₂
1	code 1	0	0
2	code 2	2	2
3	code 3	5	5
4	data 4	8	8
5	data 5	10	13
6		11	9
7			7
8	code 3		
9	code 2		
10	code 2		
11			12
12			13
13			14
14			15
15			

If the code page are same we can improve the performance.

10 → 60 (if we are loading all the pages)
 $10 \times 2 + 4 = 24$ (if we are using shared memory mechanism)

* We have a hardware cache for page table i.e. TLB

Translation lookaside buffer.

(It is a fully associative cache).

key	value
Page #	frame #



17-9-19 Paged Memory:

P₁ Page table

Memory

0	1	0	P ₂ , Page 0
1	7	1	P ₁ , Page 0
2	4	2	
3	10	3	P ₁ , Page 2

Page table

Memory

0 1 2 3

P₂

Page table

Memory

0 7 1 2

P₁

Logical address space:

0	1
2	3

P₁

Page table

Memory

0 1 2 3

P₂

Page table

Memory

0 7 1 2

P₁

Page table

Memory

0 7 1 2

P₂

Page table

Memory

0 7 1 2

P₁

Page table

Memory

0 7 1 2

P₂

Page table

Memory

0 7 1 2

P₁

Page table

Memory

0 7 1 2

P₂

Page table

Memory

0 7 1 2

P₁

Page table

Memory

0 7 1 2

P₂

Page table

Memory

0 7 1 2

P₁

Page table

Memory

0 7 1 2

P₂

Page table

Memory

0 7 1 2

P₁

Page table

Memory

0 7 1 2

P₂

Page table

Memory

0 7 1 2

P₁

Page table

Memory

0 7 1 2

P₂

Page table

Memory

0 7 1 2

P₁

Page table

Memory

0 7 1 2

P₂

Page table

Memory

0 7 1 2

P₁

Page table

Memory

0 7 1 2

P₂

Page table

Memory

0 7 1 2

P₁

Page table

Memory

0 7 1 2

P₂

Page table

Memory

0 7 1 2

P₁

Page table

Memory

0 7 1 2

P₂

Page table

Memory

0 7 1 2

P₁

Page table

Memory

0 7 1 2

P₂

Page table

Memory

0 7 1 2

P₁

Page table

Memory

0 7 1 2

P₂

Page table

Memory

0 7 1 2

P₁

Page table

Memory

0 7 1 2

P₂

Page table

Memory

0 7 1 2

P₁

Page table

Memory

0 7 1 2

P₂

Page table

Memory

0 7 1 2

P₁

Page table

Memory

0 7 1 2

P₂

Page table

Memory

0 7 1 2

P₁

Page table

Memory

0 7 1 2

P₂

Page table

Memory

0 7 1 2

P₁

Page table

Memory

0 7 1 2

P₂

Page table

Memory

0 7 1 2

P₁

Page table

Memory

0 7 1 2

P₂

Page table

Memory

0 7 1 2

P₁

Page table

Memory

0 7 1 2

P₂

Page table

Memory

0 7 1 2

P₁

Page table

Memory

0 7 1 2

P₂

Page table

Memory

0 7 1 2

P₁

Page table

Memory

0 7 1 2

P₂

Page table

Memory

0 7 1 2

P₁

Page table

Memory

0 7 1 2

P₂

Page table

Memory

0 7 1 2

P₁

Page table

Memory

0 7 1 2

P₂

Page table

Memory

0 7 1 2

P₁

Page table

Memory

0 7 1 2

P₂

Page table

Memory

0 7 1 2

P₁

Page table

Memory

0 7 1 2

P₂


Page table

Stored Page table in:

- ① In registers → It have limited size and at the time of
 ↓
② In main memory

If we store page table in main memory from a single instruction we have to flush all the values which is costly action. This will decrease the efficiency of the system.

- ③ In hardware cache i.e. TLB (Translation lookaside buffer).



Q9. TLB hit


Memory access time = 20 nsec

TLB hit time = 1 nsec (But assume to be negligible).

$$AMAT = 0.80 \times 20 + 6.20 \times 4.6$$

$$(Average memory access = 16 + 8 = 24 \text{ nsec.})$$

* What is going to happen if the TLB size is smaller than page table?



* At the time of context switch we must flush thru TLB.

Replacement algorithms
→ LRU
→ FIFO
→ Random

P	1	0	7	1	2	4	18	14	22
1	0	1	7	1	2	4	18	14	22
2	1	7	1	2	4	18	14	22	
4	7	1	2	4	18	14	22		
7	2	4	18	14	22				

* Protection:

* We have one more table along with page table i.e. Frame table which keeps track of frames whether a frame is free or allocated if allocated then to which process and much more details.

There are spec in Frame table for these entries also:

- 1 — used only / read - write
- 2 — valid / invalid
- 1 — Dirty
- 1 — references

PTLR: It will show the size of Page table.

18-9-19

① Structural page table:


Historical Page table:

1A32 → 2³² → 32 bit logical address


32 bit physical address

Page size 4 KB





In the above case, maximum entries in a page table will be -



\therefore Total memory required of storing page table in this case will be equal to:


$$2^{20} \times 4 = 4\text{MB}$$

Where as page size is 4KB $\Rightarrow 1024 (2^{10})$ pages are required to store the page table.


This is the case when we are allocating contiguous memory. So switch to the page table (which will handle non-contiguous memory).

So we will go for other location:

0000 000001 00000000000000000110




In intel 64 bit.



Unused	Unit 4	Unit 3	Unit 2	Unit 1	Page offset
63	48 47	35 32	36 25	21 20	121 0

(2)


Page # - offset.



(3)

Inverted page table:

K frames



Only contains
one required

The main problem with above method is we have to search for all the dimensions in page table to get the required frame number.
Second problem is we can't use shared pages.

18-9-19

Agenda:

⑤ Process Synchronization

- Cooperative process

- Synchronization Problem

- Critical Section

- Deadlock

- Critical Section

* Solution - Semaphores

- Classical synchronization problem

* Cooperative Process:

Process cooperating to work with other to
accomplish a specific task

20-9-19

Agenda

⑥ Classical synchronization problem

- Reader-writer problem

* Reader pre-emption

- Writers pre-emption

- Sliding Token

- Circular semaphore problem

⑦ Semaphore Implementation

- Test & Set instruction