{"payload":{"header_redesign_enabled":false,"results":[{"id":"605057026","archived":false,"color":"#b2b7f8","followers":8,"has_funding_file":false,"hl_name":"Shahriar-0/Computer-Architecture-Course-Projects-S2023","hl_trunc_description":"Verilog implementation of a DFS search and RISC-V processor in Single-Cycle, Multi-Cycle and Pipeline","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":605057026,"name":"Computer-Architecture-Course-Projects-S2023","owner_id":77535132,"owner_login":"Shahriar-0","updated_at":"2024-03-25T13:42:38.374Z","has_issues":true}},"sponsorable":false,"topics":["verilog","dfs","modelsim","riscv-assembly","riscv-cpu"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":58,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AShahriar-0%252FComputer-Architecture-Course-Projects-S2023%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/Shahriar-0/Computer-Architecture-Course-Projects-S2023/star":{"post":"nMiVaoKFXM1vp411l7SsC2K19ePit-fg0dQyJezyypMDqN4rQDWMJd2Ih12wXCnrVCzkmk680rvg3r3vqlQj4A"},"/Shahriar-0/Computer-Architecture-Course-Projects-S2023/unstar":{"post":"gVNvNz_MMZ2bBo4zbguPNL4mnD20kLvktzxXt6wcDjJ_YY8nxquXWMbjBo5WaIQPwh7QBsxxnjguEWfv_hA8uw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"DD7DDb8rOhA2zZWNx5BgKW-54qxJb5BvzlsVCb5bm4wwIT2G1YnKzsurln8HIHOwKpNktqPcP5zCXmrF1LJmEw"}}},"title":"Repository search results"}