

Ahnaf Shahriar

[Email](#) | [LinkedIn](#) | [Github](#)

EDUCATION

University of Waterloo

Waterloo, ON

Bachelor of Applied Science in Computer Engineering

Sept. 2021 – May 2026

- Recipient of Richard & Elizabeth Madter Entrance Scholarship and President's Scholarship of Distinction
- **Relevant Courses:** Digital Communication Systems, Computer Networks, Computer Architecture, Real Time Operating Systems, Digital Hardware systems(Verilog)

EXPERIENCE

Embedded Software Engineer

Jan. 2026 – May. 2026

Neuralink

Fremont, CA

- **BLE Codec Development:** Engineered proprietary codecs for *NRF52 BLE* dongles to interface securely with Neuralink devices
- **Bare-metal:** Implemented bare-metal firmware in *C* targeting *ARM* MCUs, designing medical grade(ISO13845) systems
- **Modular Architecture Design:** Refactored *Pytest* infrastructure enabling hardware bifurcation for firmware release testing coverage across 10+ device variants.

AI HW Engineering Intern

Aug. 2025 – Dec. 2025

Tesla

Palo Alto, CA

- **Emulation bringup:** Led GPU bringup in *ZeBu* emulation with *Zephyr ZTest* for firmware integration testing
- **Rust Development:** Built and Linux Rust drivers for Power Supply automations and monitoring for 20+ PSU
- **Post-silicon validation:** Designed *Python* scripts that exercises FLIT *PCIe* TLP and LTSSM testing.

Undergraduate Research Assistant

May. 2025 – Aug. 2025

University of Waterloo

Waterloo, ON

- **Research:** Conducting Case studies on Static Analysis Nullness type checking for Java.
- **Compiler Optimization:** Implementing performance improvement for bytecode storage on Nullness checker for EISOP framework.

IC Design and Verification Intern

Jan. 2024 – May 2024

NXP Semiconductors Canada

Kanata, ON

- **IP Design:** Developed multiple IP blocks for TCAM and Ethernet Parsing for NoC upto *100Gbps*.
- **Timing Analysis:** Spearheaded critical path improvements for IP to meet *600Mhz* from *400Mhz*.
- **Top Level Verification:** Designed brand new End-to-End UVM tests for *Fault injection* tests on Chip.

IC Design Verification Intern

May 2023 – Aug. 2023

NXP Semiconductors Canada

Kanata, ON

- **UVM SystemVerilog:** Designed the *IP specific Virtual Sequence* to complete corresponding IP coverage exceeding *95%*.
- **Test Planning:** Created Simulation scenarios for testing features in High speed Dataplane processing.
- **Simulation Testing:** Created Simulation scenarios for testing features in High speed Dataplane processing.

PROJECTS

RISC-V processor: A 5 stage pipelined FPGA processor in Verilog. Designed and tested with Vivado for Zynq-7000.

Stereo System: An FPGA designed in Quartus and programmed in C. Implements stereo playback speed options.

Real Time Executable: A STM32 RTOS implementation capable of Pre-emptive task switching and its very own Malloc.

VHDL Compiler: A Java Compiler for creating combinational VHDL circuits. Using a boolean intermediate representation

TECHNICAL SKILLS

Languages: Python, Java, C/C++, Tcl, Perl and Bash scripting, ASM, VHDL, SystemVerilog/Verilog

Tools: Quartus, Git, Linux, Qemu, WireShark, UVM, Matlab, Synopsys DC, Cadence Xcelium, Vivado

Hardware: Oscilloscopes, Logic Analyzer, Multimeters, Spectrum Analyzer

Protocols: TCP/IP, JTAG, Serial, Ethernet, CAN/CAN-FD, LIN, AXI