Md. Shahriar Khan Limon

ID: 19101444 Sec: 08, CSE350 Lab 3


Experiment 3


study of a TTL NAND gate with totem pole output

Objective:

(1)

- 1. Building standard TTL-NAND gate.
- 2. Measure the voltages and verify the circuit.





3

Procedure:

my ID is 19101444, and my last 4 digits 1444. SD, R2 = 1444.P2

Input Input Input Vo V1 V2 V3 V4 V5 V6 A B (VA) (VB) (V) (V) (V) (V) (V) (V)										
Input A	Erpat B	Input (VA)	Input (Vg)	V.	$\sqrt{1}$	V	V ₂	Va	Va	VC
				(1)	[4]	(4)	(20)	(2)	(v)	(v) 6
0	0	Ov	0,	4.61312	0.2133	0.0049	0	1	4,80314	•
0	1	OV	5 V	4.6131)	0.255312	0.04941	1.006x10	5	4.80314	5
1						-			4.80314	- 3
1	1	5V	57	0,009218	2.62353	196409	1.05959	1.15125	4.99603 0.5814-74	4.99603

Report:

1. We know in NAN gate, if one input is low, we get high voltage as output.

and when all inputs are high, we get low voltage.

Here, in Figure-1's circuit, when an input is low and other is high at transistor goes in saturation mode, a very small current flows from T3, so it goes in cut-off as T4 also goes in cut off And to is at base and current flows. so, the voltage

SV goes, and it will lose some of voltage but still we get a high woltage.

But when both inputs are high, To per To which works as a one transmitten works as a reverse active mode. Then To over in Saturation mode; and a high amount voltage goes from To to To, which also joes in saturation mode, so, To goes in cut-off mode and we get the low amount voltage from the To.

so, this is how tigure-I works as NANID gate.


2. Totell pole stage is also defined as

push-pull output stage of an electrical entricipation which is made up

of two complimentary transistors. And

it is determined what will be output like high on low in totem

pl pole.



4. In TTL circuit, transistor T3 is located at phase splitter section. So, it works to phase split. To work, when the value of Toots transistor's high, it also high (it's base voltage), other it makes the emitter Voltage Ipw, and as a Ty can't turn on, and To on. result On the contrary, when 73's base is high, low, it makes the emitter high, so, Ts turned off and To is turned on.

Moreover, it conducts in a way if one side of the autput transister on, it makes the other one to cut off mode.

the circuit, we won't get the outputs as NAND sate, especially when both inputs are high.

when A, B both are high, To works as a saturation mode, then current flows from To transistor and To is cut-off as to turn on To. we at least need 1.4 v (0.2 v from D1 and 0.2 for the transistor as on). At that time, To To's base voltage is 0.9 v for that, the required is 0.9 v for that, the required 1.4 v can't passed through To. 2.4 v can't passed to active only 0.2 v is needed to active the To. 50, the To will not be

6. From the table which we get from simulation,

tor To transistor (when at least one 1)

Ve = V6 = 5 N

VB= VA= 4.803145V

50, $V_{CE} = V_{C} - V_{F} = 5 - 4.80314$ = 0.19686 V $\approx 0.2 \text{ V}$

only in forward active mode,


VCE 20.2V.

ad does the more got

so, the mode of Ts is forward active.



3. the circuit is:



TTL NORgate