

①

Md. Shahriar Khan Limon

ID: 19101444 Sec: 08, CSE350 Lab 3

Experiment 3

study of a TTL NAND gate
with totem pole output

Objective:

1. Building standard TTL-NAND gate.
2. Measure the voltages and verify the circuit.



Circuit:

Figure: TTL-NAND gate with Totem Pole output



Schematic Capture X



Procedure:

my ID is 19101444, and my last 4 digits
1444. so, $R_2 = 1444 \Omega$

Input A	Input B	Input (V_A)	Input (V_B)	V_0 (v)	V_1 (v)	V_2 (v)	V_3 (v)	V_4 (v)	V_5 (v)	V_6 (v)
0	0	0v	0v	4.61312	0.21735	0.00269	0	5	4.80314	5
0	1	0v	5v	4.61312	0.255312	0.04941	1.006×10^{-8}	5	4.80314	5
1	0	5v	0v	4.61312	0.255312	0.04941	1.006×10^{-8}	5	4.80314	5
1	1	5v	5v	0.009218	2.67352	1.96409	1.05959	1.15125	4.99603 0.581474	4.99603

Report:

1. We know in NAND gate, if ^{at least} one input is low, we get high voltage as output. and when all inputs are high, we get low voltage.

Here, in Figure-1's circuit, when ^{at least} an input is low and other is high ^{or low, T_1 or T_2} ~~or~~ transistor goes ^{or even both} in saturation mode, a very small current flows from T_3 , so it goes in cut-off as T_4 also goes in cut off. And T_5 is at base and current flows, so, the voltage

③

19101434


5V goes, and it will lose some of voltage but still we get a high voltage.

But when both inputs are high, T_1 ~~or~~ T_2 which works as a one transistor works as a reverse active mode. Then T_2 goes in saturation mode; and a high amount voltage goes from T_2 to T_4 , which also goes in saturation mode, so, T_5 goes in cut-off mode and we get the low amount voltage from the T_4 .

so, this is how figure-1 works as NAND gate.

2. Totem pole stage is also defined as push-pull output stage of an electrical circuit ~~the~~ which is made up of two complimentary transistors. And it is determined what will be output like high or low in totem pole.

3. active part portion:



4. In TTL circuit, transistor T_3 is located at phase splitter section. So, it works to phase ~~split~~ split.

T_3 works when the value of T_1 or T_2 transistor's high, it also high (it's base voltage), then it makes the emitter voltage low, and as a result T_4 can't turn on, and T_5 on. On the contrary, when T_3 's base is ~~high~~ low, it makes the emitter high, so, T_5 turned off and T_4 is turned on.

(5)

19101949

Moreover, it conducts in a way if one side of the ~~output~~ transistor on, it makes the other one to cut-off mode.

5. If Diode D_1 is not used in

the circuit, we won't get the outputs as NAND gate, especially when both inputs are high.

When A, B both are high, T_3 works as a saturation mode, then current flows from T_4 transistor and T_5 is cut-off as to turn on T_5 , we at least need 1.4 V (0.2 V from D_1

and 0.2 for the transistor as on). At that time, ~~If~~ T_3 's base voltage is 0.9 V for that, the required 1.4 V can't be passed through T_5 .

But if there is not D_1 , then only 0.2 V is needed to active the T_5 , so, the T_5 will not be

19202444
⑥ in cut-off any more and we will get high voltage. ~~the~~

Thus, it won't work as a NAND gate any more.

6. From the table which we get from simulation,

for T_5 transistor (when ~~at least one~~ ~~input is over~~ ~~low~~ at least one input is low)

$$V_C = V_6 = 5 \text{ V}$$

$$V_B = V_4 = ~~4.80314~~ 5 \text{ V}$$

$$V_E = V_5 = 4.80314$$

$$\text{so, } V_{CE} = V_C - V_E = 5 - 4.80314$$

$$= 0.19686 \text{ V}$$

$$\approx 0.2 \text{ V}$$

only in forward active mode,


$$V_{CE} \geq 0.2 \text{ V.}$$

so, the mode of T_5 is forward active.

②

19101979

2. the circuit is:



TTL NOR gate