{"payload":{"header_redesign_enabled":false,"results":[{"id":"552309260","archived":false,"color":"#b2b7f8","followers":2,"has_funding_file":false,"hl_name":"ShahriarKhanLimon/BRACU_CSE460","hl_trunc_description":"BRACU CSE460: VLSI Design Lab, Fall- 2021","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":552309260,"name":"BRACU_CSE460","owner_id":55662632,"owner_login":"ShahriarKhanLimon","updated_at":"2022-10-17T13:53:12.404Z","has_issues":true}},"sponsorable":false,"topics":["labs","verilog","vlsi","vlsi-design","bracu","cse460"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":75,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AShahriarKhanLimon%252FBRACU_CSE460%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/ShahriarKhanLimon/BRACU_CSE460/star":{"post":"r4y6rm1VRCXg_vjm1a3boOJ3tZSEf7oPrymYK_OLnRUd7OhnYUbWYFaQchlBTCpwrQg06y0yQq0U_qz9o7yNIA"},"/ShahriarKhanLimon/BRACU_CSE460/unstar":{"post":"BlJEDMv51OxfF1OT436v9b9Z-VKQwieHNz4Z0wjdsuAORnLkd9d5RSGkgckeJr-ecwn5FO6_iBQ_HwxP2DRnyg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"p3hu9-4wwIGxsZWegdSXBIxAdWmYSxGUB4vVSGoIdQQirlCh-0YguQ7a-VcgQKZ7_7d01fsKB8eVj3y3eBDwqA"}}},"title":"Repository search results"}