



Bangladesh University of Engineering and Technology

Course: CSE 206

Digital Logic Design Sessional

<p>Experiment 4</p> <p>Comparator, Adder and Subtractor</p>

Group No: 05

Section: B2

Department: CSE

Group Members: 1805111

1805112

1805113

1805114

1805115

1405040

Submission Date: 03/04/2021

Problem-1

Problem Specification:

In this problem, we have to design a 2-bit comparator to compare 2-bit numbers P and Q using basic gates where there will be 3 output lines to indicate $P > Q$, $P=Q$, and $P < Q$

Required Instrument:

1. Logisim software
2. 2 IC 7408
3. 1 IC 7432
4. 1 IC 7404
5. 1 IC 7486
6. 4 input pins and 3 output pins
7. Electric wires

Truth Table:

P_1	P_0	Q_1	Q_0	G ($P > Q$)	E ($P = Q$)	L ($P < Q$)
0	0	0	0	0	1	0
0	0	0	1	0	0	1

0	0	1	0	0	0	1
0	0	1	1	0	0	1
0	1	0	0	1	0	0
0	1	0	1	0	1	0
0	1	1	0	0	0	1
0	1	1	1	0	0	1
1	0	0	0	1	0	0
1	0	0	1	1	0	0
1	0	1	0	0	1	0
1	0	1	1	0	0	1
1	1	0	0	1	0	0
1	1	0	1	1	0	0
1	1	1	0	1	0	0
1	1	1	1	0	1	0

Simplification of Formula:

The Boolean functions are:

$$G(P_1, P_0, Q_1, Q_0) = \sum (4, 8, 9, 12, 13, 14)$$


$$E(P_1, P_0, Q_1, Q_0) = \sum (0, 5, 10, 15)$$

$$L(P_1, P_0, Q_1, Q_0) = \sum (1, 2, 3, 6, 7, 11)$$

To simplify those equations we need K-MAP

K-MAP For G(P>Q):

$$G(P_1, P_0, Q_1, Q_0) = \sum (4, 8, 9, 12, 13, 14)$$



From K-MAP the simplified equation of G is

$$G(P_1, P_0, Q_1, Q_0) = P_1 Q_1' + P_1 P_0 Q_0' + P_0 Q_1' Q_0'$$

K-MAP For E(P=Q):

$$E(P_1, P_0, Q_1, Q_0) = \sum (0, 5, 10, 15)$$

		Q ₁ Q ₀			
		00	01	11	10
P ₁ P ₀	00	<div>1</div> <div>m0</div>	0 <div>m1</div>	0 <div>m3</div>	0 <div>m2</div>
	01	0 <div>m4</div>	<div>1</div> <div>m5</div>	0 <div>m7</div>	0 <div>m6</div>
	11	0 <div>m12</div>	0 <div>m13</div>	<div>1</div> <div>m15</div>	0 <div>m14</div>
	10	0 <div>m8</div>	0 <div>m9</div>	0 <div>m11</div>	<div>1</div> <div>m10</div>

From K-MAP the simplified equation of E is

$$E(P_1, P_0, Q_1, Q_0)$$

$$= P_1 P_0 Q_1 Q_0 + P_1' P_0 Q_1' Q_0 + P_1 P_0' Q_1 Q_0' + P_1' P_0' Q_1' Q_0'$$


$$=P_1Q_1(P_0Q_0+P_0'Q_0')+P_1'Q_1'(P_0Q_0+P_0'Q_0')$$

$$=(P_0Q_0+P_0'Q_0')(P_1Q_1+P_1'Q_1')$$

$$=(P_0 \oplus Q_0)' (P_1 \oplus Q_1)'$$

K-MAP For L(P<Q):

$$L(P_1,P_0,Q_1,Q_0) = \sum (1,2,3,6,7,11)$$



From K-MAP the simplified equation of L is

$$L(P_1, P_0, Q_1, Q_0) = P_1'Q_1 + P_1'P_0'Q_0 + P_0'Q_1Q_0$$

Circuit Diagram :




Figure 1: 2-Bit Comparator Circuit

Problem -2

Problem Specification:

In this problem, we have to design a 1-bit full subtractor circuit using basic logic gates where the inputs are D, E, and F denoting minuend, subtrahend, and previous borrow respectively. The outputs are R and B representing the difference and output borrow.

Required Instruments:

1. Logisim software
2. 2 IC 7408
3. 1 IC 7432
4. 1 IC 7404
5. 1 IC 7486
6. 3 input pins and 2 output pins
7. Electric wires

Truth Table:

D	E	F	R	B
0	0	0	0	0
0	0	1	1	1

0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

Simplification of Boolean Function:

The Boolean functions are:

$$R(D,E,F) = \sum(1,2,4,7)$$

$$B(D,E,F) = \sum(1,2,3,7)$$

Using K-map for simplification:


K-MAP For R:

EF		00	01	11	10
D	0	0	1	0	1
	1	1	0	1	0

m0 m1 m3 m2
m4 m5 m7 m6

$$\begin{aligned}
 R(D,E,F) &= DE'F' + D'E'F + DEF + D'EF' \\
 &= D(EF + E'F') + D'(E'F + EF') \\
 &= D(E \oplus F)' + D'(E \oplus F) \\
 &= D \oplus E \oplus F
 \end{aligned}$$

K-MAP For B:



$$B(D,E,F) = D'E + D'F + EF$$

Circuit Diagram:




Figure 2: 1 Bit Full Subtractor