

## CAD - CA2

Mohammad Amanlou: 810100084


Shahzad Momayez: 810100272

At first, after defining the given basic structures, with a little thought, we defined the basic Verilog gates like and or not.







## 1. Datapath:



### 1.1. Adder: we have used a 5 bit Ripple Carry Adder




1.1.1. FA: we have used this formation of FA using XOR and AND and OR gates



#### 1.2. Multiplier:

# 2's Complement Multiplier




1.3. <u>Decoder:</u> First, we define an adder module to convert a 5-bit number to a 1-bit zero or one. Then we convert each number to a value of zero or one. Then, with some thought (a better way is to draw the Karnaugh map, which is omitted here for simplicity), we arrive at the following equation.

done = A1A2A3A4' + A1A2A3'A4 + A1A2'A3A4 + A1'A2A3A4 idx = {A1A2 , A1A3}

[6]

### 2. Controller:



## 2.1. <u>Transition table:</u>

A B C	start	done	A+ B+ C+	en3 en2 en3 se
0 0 0	0	<b></b>	0 0 0	
0 0 0	1		001	
0 9 1	-		010	1) 1
010			1 0 0	
1 00		· •	0 1 1	
900			1 0 1	
0)]	- Carrier		010	L
1 . 1	فنتكت		0 0 0	
· ·			· · · · · · · · · · · · · · · · · · ·	

### 2.2. <u>Boolean algebra:</u>

Date.	
	ABC + ABC Done
	no + processing
BT =	AC+ ABC Done
0 +	BC start + ABC.
	13 C STAN + 1115 C.
	_
en =	AC
	7- <del>-</del>
en2 =	ABC
on3 b	ABC
	= = = 0
sel =	A13 C
	1090 200 4 10 1