



(V


NAND - this NMOS - NAND delay = 2 \* nonos de lay = \$2 \* 4 . 8 ns

simulatio done (T13 attached)







por I




it works not as expected because latches have transparancy and in one clock cycle shift more than one bit number of hits depends on delay and die time





it works as expected because we use MSDFF and it is garanteed that in every clk output just change 1 bit



8 FF > 28-1= 255

=> \$PI = 8 \$10000000

each 255 clk cycle & same numbers and pulses repeat

if we initialize with 8'600000001 case 8'600000000 doesn't

happen because in xors we have I or in numbers

wo have I