Mohammad Amanlou

Student of computer engineering


SID:810100084

Logical circuits(DSD)


Teacher: Dr.Navabi

Q1:

The diagram below shows a 4-bit CLA. In addition to that, the delays related to the last bit have been calculated. The reason why it is calculated for the last bit is that the output of the last bit or the most valuable bit has the biggest delay, so to find the worst case delay, the relevant delays for the last bit must be calculated.



■ 8 bit CRA



- Answer is {s.,s.} with carry out "co".

Delay, because of the starting of second cla is after finishing of first CLA the total worst rose deby is: 2 + 28.5 = 57

The test bench, Verilog code and wave lines can be seen below:


```
C:/Users/a/Desktop/CA3/Q1.v - Default =
  Ln#
         'timescale lns/lns
       module CLA_4bit (input [3:0] A , B ,input cin , output [3:0] S , output Co);
                 wire [3:0] p ,g;
   4
                 wire [4:0] c;
   5
                assign c[0] = cin;
                assign Co = c[4] ;
   6
                 genvar i;
   8
                 generate
   9
                         for (i = 0 ; i < 4 ; i = i+1) begin: lookaheads
  10
                                 assign #7 g[i] = A[i] & B[i];
                                 assign #7 p[i] = A[i]|B[i];
  11
                                 assign #14 c[i+1] = g[i] | (p[i]&c[i]);
  12
  13
                                 assign #7.1 S[i]=A[i]^c[i]^B[i];
  14
  15
                 endgenerate
       L endmodule
  16
  17
  18
       module CRA_8bit (input [7:0] A , B ,input cin , output [7:0] S , output Co);
  19
  20
                wire cout:
  21
                 CLA_4bit al (A[3:0] , B[3:0], cin , S[3:0] , cout);
  22
                 CLA_4bit a2 (A[7:4] , B[7:4], cout , S[7:4] , Co);
  23
         endmodule
  C:/Users/a/Desktop/CA3/181.V (/Adder8_18) - Default _____
  Ln#
           timescale lns/lns
        module Adder8 TB ();
                   reg [7:0]a , b;
    3
    4
                   assign a = 8'd5;
    5
                   assign b = 8'd3;
    6
                   reg cin;
                   assign cin = 0;
    8
                   wire co;
    9
                   wire [7:0] s;
                   CRA_8bit adder (.A(a) , .B(b) ,.cin(cin) , .S(s) , .Co(co));
   10
   11
                   initial begin
  12
                            #60 a = a+1;
  13
                            b = b+1;
  14
                            #60 ;
  15
                            b = b - 2;
  16
                            #60;
  17
                            a = a - 2;
  18
                            #60;
  19
  20
          endmodule
  21
   22
   23
```



Q3:

Below, an ALU with certain delays is designed with the help of the adder of the previous section and with the help of MUX. The 4 bits on the left are prepared by pre-prepared gates and the 4 gates on the right are designed with the help of shift, matching, then adding and checking the sign to find the smallest number and add two numbers. To find the value of CARRY, for the cases that have it, the value is received from the adder and transferred out. Also, to check whether the numbers are zero or not, all the bits are first compared

and then ORed together. Finally, the Verilog code and WAVE Forms have also arrived.



Designed with two ALU methods, ALU_2 does not match the design on paper, but it correctly associates the values

```
Ln#
        timescale lns/lns
    module ALU(input [7:0]A,B,input[2:0]F,output[7:0]W,output c,z);
              reg ff , cin;
 3
              reg [7:0] sum , input_b , min_sign;
 5
              assign #7 cin = F[1]&(~F[0]);
              CRA_8bit adder(.A(A) , .B(B) ,.cin(cin) ,.S(sum) , .Co(ff));
              assign #14.3 input_b = F == 3'b000 ? B:
 8
                                     F == 3'b001 ? (B <<<1):
 9
                                     F == 3'b010 ? (~B):
10
                                     F == 3'b011 ? (B>>>1): 1'bx;
              assign #14 min sign = sum[7] ? A:B;
11
              assign #14.8 W= F==3'b000 ? sum:
                             F==3'b001 ? sum:
13
14
                              F==3'b010 ? min_sign:
15
                              F==3'b100 ? 8'b0:
                              F==3'b011 ? sum:
17
                              F==3'b101 ? A|B:
1.8
                              F==3'b110 ? A&B:
19
                              F==3'b111 ? B<<<1 : 1'bx;
20
              assign #7.6 z=~|W;
21
              assign #14.1 c= (~F[2]) & ff & (F[0]|(~F[1]));
     endmodule
22
23
       timescale ins/ins
      module ALU 2(input [7:0]a,b,input[2:0]f,output [7:0]w,output c,output z);
  3
                 wire s;
  4
                reg cin=1'b0;
  5
                reg [7:0]bsel,m;
  6
                wire [7:0] sum;
  7
                 CRA_Sbit adder(a, bsel, cin, sum, c);
 8
                 assign bsel=(f[1]&f[0])?b>>1:
 9
                          (~f[1]&f[0])?b<<1:
 10
                          (~f[1]&~f[0])?b:8'b0;
 11
                 assign s=sum[7];
 12
                 assign m=(f[1]s\sim f[0]ss)?b:
 13
                          (f[1]&~f[0]&~s)?a:
 14
                          (~(f[1]&~f[0]))?sum:8'b0;
15
                 assign en=f[2]&~f[1]&~f[0];
16
                 assign w=en?8'b0:
17
                          (f[2]==1'b0)?m:
18
                          (f==3'b100) ?8'b0:
19
                          (f==3'b101)?a|b:
 20
                          (f==3'b110)?asb:
 21
                          (f==3'b111)?b<<1:8'b0;
                 assign z=~|w;
 22
23
        endmodule
 24
```

