


Mohammad Amanlou
Student of computer engineering
SID:810100084
Logical circuits(DSD)
Teacher: Dr.Navabi


Q1:

The diagram below shows a 4-bit CLA. In addition to that, the delays related to the last bit have been calculated. The reason why it is calculated for the last bit is that the output of the last bit or the most valuable bit has the biggest delay, so to find the worst case delay, the relevant delays for the last bit must be calculated.

4 bit CLA



8 bit CRA



Delay: because of the starting of second CLA is after finishing of first CLA the total worst case delay is:


$2 * 28.5 = 57$

- Answer is $\{S_1, S_0\}$ with carry out " C_0 ".

The test bench, Verilog code and wave lines can be seen below:

```
C:/Users/a/Desktop/CA3/Q1.v - Default
Ln#
1  `timescale 1ns/1ns
2  module CLA_4bit (input [3:0] A , B ,input cin , output [3:0] S , output Co);
3      wire [3:0] p ,g ;
4      wire [4:0] c;
5      assign c[0] = cin;
6      assign Co = c[4] ;
7      genvar i;
8      generate
9      for (i =0 ; i < 4 ; i = i+1) begin: lookaheads
10         assign #7 g[i] = A[i] & B[i];
11         assign #7 p[i] = A[i]|B[i] ;
12         assign #14 c[i+1] = g[i]| (p[i]&c[i]);
13         assign #7.1 S[i]=A[i]^c[i]^B[i];
14     end
15 endgenerate
16 endmodule
17
18
19 module CRA_8bit (input [7:0] A , B ,input cin , output [7:0] S , output Co);
20     wire cout;
21     CLA_4bit a1 (A[3:0] , B[3:0],cin , S[3:0] , cout);
22     CLA_4bit a2 (A[7:4] , B[7:4],cout , S[7:4] , Co);
23 endmodule

C:/Users/a/Desktop/CA3/TB1.V (Adder8_TB) - Default
Ln#
1  `timescale 1ns/1ns
2  module Adder8_TB ();
3      reg [7:0]a , b;
4      assign a = 8'd5;
5      assign b = 8'd3;
6      reg cin;
7      assign cin = 0;
8      wire co;
9      wire [7:0] s;
10     CRA_8bit adder1 (.A(a) , .B(b) ,.cin(cin) , .S(s) , .Co(co));
11     initial begin
12         #60 a = a+1;
13         b = b+1;
14         #60 ;
15         b = b - 2;
16         #60;
17         a = a - 2;
18         #60;
19     end
20 endmodule
21
22
23
```




Q3:

Below, an ALU with certain delays is designed with the help of the adder of the previous section and with the help of MUX. The 4 bits on the left are prepared by pre-prepared gates and the 4 gates on the right are designed with the help of shift, matching, then adding and checking the sign to find the smallest number and add two numbers. To find the value of CARRY, for the cases that have it, the value is received from the adder and transferred out. Also, to check whether the numbers are zero or not, all the bits are first compared

ALU

Delay: 46.1 max;



$$7.1 + 7.2 = 14.3$$



• 2т. 7 мчх.



- 8 to 7 mux, that is like 4 to 2 mux but
 First And gates have 4 inputs and
 Final or gates have 8 inputs \Rightarrow
 $7.2 + 7.6 = 14.8$



opCode	Function	delay W	delay C	delay Z
000	$W \leq A \vee B$	86.1	85.4	93.7
001	$W = A \vee B$	86.1	86.4	93.7
010	$W = \min(A, B)$	100.1	88.4	107.7
011	$W \leq A \wedge \neg B$	86.1	85.4	93.7
100	$W \leq 0$	74.8	14.7	22.4
101	$W \leq A \vee B$	81.8	14.7	29.4
110	$W \leq A \& B$	21.8	74.7	29.4
111	$W \leq \neg A \& B$	14.8	14.7	22.4

 \Rightarrow

→ All delay

Designed with two ALU methods, ALU_2 does not match the design on paper, but it correctly associates the values

Ln#	
1	<code>`timescale 1ns/1ns</code>
2	<code>module ALU(input [7:0]A,B,input[2:0]F,output[7:0]W,output c,z);</code>
3	<code>reg ff , cin;</code>
4	<code>reg [7:0] sum , input_b , min_sign;</code>
5	<code>assign #7 cin = F[1]&(~F[0]);</code>
6	<code>CRA_8bit adder(.A(A) , .B(B) , .cin(cin) , .S(sum) , .Co(ff));</code>
7	<code>assign #14.3 input_b = F == 3'b000 ? B:</code>
8	<code> F == 3'b001 ? (B<<<1):</code>
9	<code> F == 3'b010 ? (~B):</code>
10	<code> F == 3'b011 ? (B>>>1): 1'bx;</code>
11	<code>assign #14 min_sign = sum[7] ? A:B;</code>
12	<code>assign #14.8 W= F==3'b000 ? sum:</code>
13	<code> F==3'b001 ? sum:</code>
14	<code> F==3'b010 ? min_sign:</code>
15	<code> F==3'b100 ? 8'b0:</code>
16	<code> F==3'b011 ? sum:</code>
17	<code> F==3'b101 ? A B:</code>
18	<code> F==3'b110 ? A&B:</code>
19	<code> F==3'b111 ? B<<<1 : 1'bx;</code>
20	<code>assign #7.6 z=~W;</code>
21	<code>assign #14.1 c= (~F[2]) & ff & (F[0] (~F[1]));</code>
22	<code>endmodule</code>
23	
1	<code>`timescale 1ns/1ns</code>
2	<code>module ALU_2(input [7:0]a,b,input[2:0]f,output [7:0]w,output c,output z);</code>
3	<code>wire s;</code>
4	<code>reg cin=1'b0;</code>
5	<code>reg [7:0]bsel,m;</code>
6	<code>wire [7:0] sum;</code>
7	<code>CRA_8bit adder(a,bsel,cin,sum,c);</code>
8	<code>assign bsel=(f[1]&f[0])?b>>1:</code>
9	<code> (~f[1]&f[0])?b<<1:</code>
10	<code> (~f[1]&~f[0])?b:8'b0;</code>
11	<code>assign s=sum[7];</code>
12	<code>assign m=(f[1]&~f[0]&s)?b:</code>
13	<code> (f[1]&~f[0]&~s)?a:</code>
14	<code> (~(f[1]&~f[0]))?sum:8'b0;</code>
15	<code>assign en=f[2]&~f[1]&~f[0];</code>
16	<code>assign w=en?8'b0:</code>
17	<code> (f[2]==1'b0)?m:</code>
18	<code> (f==3'b100)?8'b0:</code>
19	<code> (f==3'b101)?a b:</code>
20	<code> (f==3'b110)?a&b:</code>
21	<code> (f==3'b111)?b<<1:8'b0;</code>
22	<code>assign z=~w;</code>
23	<code>endmodule</code>
24	


```

C:\Users\ja\Desktop\CA3\TB3.sv - Default
Ln#
1  `timescale 1ns/1ns
2  module ALU_TB();
3      logic[7:0] A , B ;
4      logic[2:0] F = 3'b0;
5      wire[7:0] W;
6      wire c, z;
7      ALU uut(A, B, F, W, c, z);
8      initial begin
9          A = 8'b00100110;
10         B = 8'b00000011;
11         F = 3'b000;
12         #100;
13         F = 3'b001;
14         #100;
15         F = 3'b010;
16         #100;
17         F = 3'b011;
18         #100;
19         F = 3'b100;
20         #100;
21         F = 3'b101;
22         #100;
23         F = 3'b110;
24         #100;
25         F = 3'b111;
26         #100 $stop;
27     end
28 endmodule
29

```

