

12/5/24

## Lab session for VSD workshop

### Linux commands in Terminal

- 1) `cd Desktop`.
- 2) `cd work/tools/`
- 3) `ls -lt`  
// all the related files gets opened, listed

`ls --help`  
list all the switches  
`clear` → Clears

- 4) `cd openlane-working-dir`  
`ls -lt` // all the files in openlane are listed  
`cd pdks`  
`ls -lt` // lists file in pdks

`ls -la`

Process design kits.

→ Open-pdks  
can be compatible with open source EDA tools.

→ Sky-130A

### Steps to invoke the tool.

- 1) `cd Desktop`  
`cd work/tools/openlane-working-dir/`  
`cd openlane`

`bash-4.2$ ls -lt`

`./flow.tcl -interactive`

% Package require openlane 0.19

1. Prep - design picov32a

// Prep after preparation complete

① terminal

Open a new terminal

Type ② terminal

`cd Desktop`

`cd work/tools/`

`cd openlane-working-dir`

`cd openlane`

`cd design`

`ls -lt`

`cd picov32a`

`ls -lt`

`cd src`

`ls -lt`

`cd ..`

`less config.tcl`

press `q`

`less sky130-sky130-fd-s-hd-config.tcl`

a window gets opened

click `q`

`cd xons`

`ls -lt`

executed date will be displayed.

the present date which was displayed

`cd 12-05-08-28`

`ls -lt` // list of files will be opened

`cd tmp`

`ls -lt` // list of files

`less merged.log`

press `q`

Window 6  
check period 24.73  
core UTIL 35

- ↳ cd ../
- ↳ ls -ltr // list of files
- ↳ cd results
- ↳ ls -ltr // list of files
- ↳ cd synthesis
- ↳ ls
- ↳ cd ../
- ↳ cd reports
- ↳ ls -ltr
- ↳ cd synthesis
- ↳ ls
- ↳ cd ../
- ↳ ls
- ↳ less config.tcl

continue

After Synthesis Steps.

→ Flop ratio

→ No. of Dffs - 1613

→ No. of Cells - 14876

$$\text{Flop ratio} \rightarrow \frac{1613}{14876} = 0.10842 \times 100$$

$$= 10.84$$

Continuation.

↳ cd results

↳ ls -ltr

↳ cd synthesis

↳ ls -ltr

↳ less picor32a-synthesis.v

↳ cd ../

↳ cd ../

↳ cd reports

↳ ls -ltr

↳ cd synthesis


↳ ls -ltr

↳ less 1-gaps\_4\_stats.rpt → Stats report gets displayed.

↳ less 2-openstar.rpt

Day-2



→ Define width & height of core and die



1)




2)






Core area = 4 Squares

→ If the logic cells occupies the complete area of the core → 100% utilization



Ex-1  $UF = \frac{4 \times 1 \text{sq unit}}{2 \times 2 \text{sq unit}} = 1.$

Each one of net list I convert 4 unit net list



As =  $\frac{4}{4} = 1.$

→ Define location of preplaced cells.

→ Few ASICs implemented once but instantiated n-number of times. are termed as pre-placed cells

→ They are placed before placement & routing these are called as pre-placed cells

→ Preplaced cells.

Step 2 → Steps to run floor planning. using openlane After Synthesis is successful.

→ Open a new terminal (3)

- ↳ CD Desktop
- ↳ CD work/tools
- ↳ CD openlane-working-dir
- ↳ CD openlane
- ↳ CD configuration
- ↳ Pwd.
- ↳ ls -lt
- ↳ less README.md
- ↳ less floorplan.tcl.

floor plan defaults

- Vnetal - 3.
- HNetal - 4.
- Core utility - 50
- Aspect ratio - 1.
- Core Margin - 0.

→ Another Terminal (4)

- ↳ cd CD Desktop/work/tools/openlane-working-dir/
- ↳ Pwd
- ↳ ls -lt
- openlane/Designs/Placer32a

↳ less config.tcl. → Clock period - 5.000

↳ In terminal ① after run-synthesis command

↳ after run successful

↳ run-flooplan

↳ Continue in terminal ④.

↳ cd runs

↳ ls -lt → files with present date gets opened.

↳ cd 18-05-03-21

↳ ls -lt

↳ less config.tcl.

↳ cd logs/flooplan/

↳ ls -lt (list of floorplan files)

↳ less 4-toplayer.log

↳ cd ..

↳ cd ..

↳ ls -lt

↳ less config.tcl.

↳ cd logs/flooplan/

↳ ls -lt

↳ less picov32a.flooplan.def

↳ ~~more~~

→ continued

Def file is

unit distance Microns 1000

Die area (0 0) (660685) (671405)

Dimensions of chip in um

$$\frac{671405}{1000} = 671.405 \mu m$$
$$\frac{660685}{1000} = 660.685 \mu m$$

continued

↳

↳ magic -T/home/nickson/Desktop/work/tools/open  
openlane-working-dir/pdks/sky130A/libs.tech/  
magic/sky130A.tech def read .../...

↳ magic -T/home/nickson/Desktop/work/tools/openlane-working-dir/  
pdk/sky130A/libs.tech/magic/sky130A.tech def read .../.../  
temp/merged.def def read picov32a.flooplan.def &

↳

Floor plan gets opened.

↳ In floorplan window select 's' to select the floor plan

→ select 'v' to move fit to window

→ To Zoom in → left Right 'Z'.

→ Zoom out 'Shift + Z'.



→ place the mouse cursor on required block and select 's'.

20/5/

→ 1) Bird netlist with physical cells.



→ Placement.



→ Estimation of wire lengths

→ If the distance between i/p pin and blocks are too large, buffers are added in betw them.

→

Need for characterisation

→ Conversion of RTL to <sup>functionality</sup> legal hardware is in the form of code termed as logic synthesis

→ o/p logic synthesis is gates.

→ next Step floorplanning, we import netlist of logic synthesis, decides the core and die size

→ Next step is placement

→ CTS → clock Tree Synthesis

all the f/f's should reach the core the clock synchronously. Zero skew

→ Routing

→ Static Timing analysis 1) hold time  
2) slack time  
3)

Steps to run placement

↳ type run - placement in terminal ① after run floorplan

↳ In terminal ④

↳ `openlane -flow designs/picov32a/cons/20-OS-11-34/results/placement`

↳ after magic -7 - - - - - command.

↳ `Desktop/work/tools/openlane-working-dir/openlane/designs/picov32a/cons/20-OS-11-34/results/placement`

↳ ls

↳ `magic -7/home/nickson/Desktop/work/tools/openlane-working-dir/pdcs/sky130A/libs-tech/magic/sky130A.tech`  
def read .../tmp/merged.def def read picov32a.placement.def &



Placement window Opens.

Steps to change I/O distance.

After the <sup>run</sup> floor plan in Terminal ①.

In new terminal

→  
↳ CD Desktop/work/tools/openlane-working-dir/openlane/design/  
picoV32A/runs

↳ ls -la

↳ cd 2020-05-11-34/results/floorplan

↳ ls

↳ magic -T - - - - -

picoV32A.flooplan.def & | run  
once again  
flooplan

we could observe  
grid distent floor  
plan.

In terminal ①

after <sup>run</sup> floor plan.

type ~~set :: env (FP\_Io-Mode) 2~~

type set :: (FP\_Io-Mode) 2

then again run floor plan.


// we can observe the floor plan  
and run magic -T - - -

has a I/O of distent 2

This command  
is available in  
CD Desktop/work/tools/  
openlane-working-dir/openlane  
configuration

↳ pwd  
↳ less flooplan.tel.

Cell designflow is the flow of standard cells  
design.



Tech files

Equations

Design Steps

Circuit design, layout design,  
characterization

o/p

Circuit description language (CDL)

↳ DSI1, LVS extracted spice net list (.cir)

New terminal ⑤ Day-3 lab.

Cloning the inveter file through github.

↳ CD Desktop/work/tools/openlane-working-dir/openlane  
git

↳ git clone https://github.com/nickson-joke/vicistel  
celldesign.git

↳ ls -la

↳ cd vicistelcelldesign

↳ ls -la

↳ pwd → continued

In new terminal Copy 'sky130A.tech' file to vicistel  
cellch

↳ CD Desktop/work/tools/openlane-working-dir/openlane/  
sky130A/cells.tech/magic

↳ CP sky130A.tech /home/Viduse/Desktop/work/Tools  
openlane-working-dir /openlane/ViduseCell design

↳ after prod . . . . continued.

↳ ls -lt

↳ magic -I sky130A.tech sky130-inv.mgg

[ Magic window with invrules layout and tkcon window (logfile) gets opened.

// \*

↳ ~~select on~~ place the cursor on inv layout and click 's'.

↳ now go to tkcon window and type 'prod'.

↳ "extract all"

↳ now go to terminal ⑤ and press type

↳ ls -lt // new file sky130-inv.ext is observed.

⇒ <sup>↳</sup> In tkcon window

type ↳ extract ↳ ext2spice cthresh 0 &thresh 0

↳ ext2spice.

⇒ In terminal ⑤

↳ ls -lt

↳ Vim sky130-inv.ext // spice file opens.