

Name : P. Shailesh

Roll no : EE20B100

I. Fill in the blanks

1. Data flow
2. It may cause short circuit (or) Burn if there are different values
3. To avoid short circuit. (or) To multiple gates with same output lines.
4. (i) Multiple FF's outputs
(ii) READ AND WRITE ENABLE
(iii) Read from one FF and write into another FF.
5. (i) 4 bits
(ii) 8 bits
6. (i) MOV, LDI
(ii) ADD
(iii) -
7. (i) Control which operation to be performed.
(ii) Control unit
8. 1024
9. (i) 0010 1011 1001
(ii) 697

10. SRAM , DRAM

11. SRAM

II. Answer the following :

1. (a) A memory chip with 8 data pins means at each location
Ans. it has 8 bits of data within the chip.

$$\text{So, The organisation} = \left(\frac{\text{Capacity}}{\text{No. of data pins}} \right) \times 8 = \left(\frac{512\text{K}}{8} \right) \times 8$$

\therefore Organisation for this chip = $64\text{K} \times 8$.

$$(b) \text{ No. of address lines} = \log_2 (64 \times 2^{10}) = \log_2 (2^{16}) = 16$$

\therefore 16 Address lines .

2. (a) Total amount of memory (bytes) = Total no. of addresses
Ans:

$$\begin{aligned} &= 0 \times (9\text{FFFF} - 10000) + 1 \\ &= 0 \times (8\text{FFFF}) + 1 \end{aligned}$$

$\text{Ans} = 5,89,824 \text{ bytes}$

(b) Byte addressable memory means 8 bits .

Word length = 16 bits .

$$(c) \text{ Size of address bus} = \log_2(589824) = \log_2(589824) + 1$$


$$= 19 + 1$$

↓
[.] = G.I.F

Ans = 20 bits

(d) Size of data bus = 8 bits

3.
Ans.
(a) Block diagram



(b) Size of Data bus = 8 bits

Size of address bus = 16 bits


Word length = 16 bits

(c) i) LDS R₀, 0x0300

ii) MOV R₀, R₁

\$000	R_0
\$001	R_1
	GPR
\$0020	I/O
⋮	
\$0005F	
\$00060	SRAM
\$0300	

(i)




(ii)

4.
Ans.

ACTIVE - HIGH LOGIC				
S_3	S_2	S_1	S_0	
0	0	0	1	$A+B$
0	1	1	0	$A \oplus B$
1	0	0	1	$(A \oplus B)'$
1	1	0	0	1
				ARITHMETIC ($M=0$) ($G=1$)
				$A+B$
				$A-B$
				$A+B$
				$A+A$

$$A = A_3 A_2 A_1 A_0$$

$$B = B_3 B_2 B_1 B_0$$



S_0	S_1	Shift
0	0	0-shift
0	1	1-shift
1	0	2-shift
1	1	3-shift



(b) The 4-bit FF takes 3-clock cycles for 3-bit shift whereas shift takes 1-clock cycle.

5. Ans. (a) 4x4 Barrel Shifter

Shift	O_0	O_1	O_2	O_3
0	I_0	I_1	I_2	I_3
1	I_3	I_0	I_1	I_2
2	I_2	I_3	I_0	I_1
3	I_1	I_2	I_3	I_0



Shift zero bit :

Shift 1 bit :



Shift 2 bit

Shift 3 bit



- (b) A barrel shifter is able to complete the 3-bit shifter in single clock cycle, But a 4 bit FF shifter will take 3 clock cycles to shift 3-bits.

6. (a) The value of 7 points to the address of operand
Ans. 0xD3 in the array

(b) $R_0 = 0x32$; $R_1 = 0x5F$

(c) 0xD3 and 0x5F are inputs.

(d) Addition of 2 hexadecimal numbers and storing the result and carry in SRAM at address.

(e) 0x32 is stored in SRAM at address 0x60 and 0x01 is stored at 0x61.