### **OBJECTIVES:**

- 1. The primary objective of this project was to design and implement a digital clock using flip flops and logic gates.
- 2. The clock actually operates on a unique timekeeping mechanism where 1 minute is equivalent to 59 seconds, and 1 hour is equivalent to 59 minutes
- 3. Additionally, the clock was designed to exclude the number '44' from both the minute's and second's display.

### **INTRODUCTION:**

Logisim is a powerful and user-friendly digital circuit design simulation tool. It allows user to create , edit and simulate digital logic circuits, making it an excellent platform for learning digital electronics and designing various digital systems. In this project, we tried to make a clock that has 59 seconds in a minute and 59 minutes in an hour, the 44<sup>th</sup> number was skipped in the process. Skipping a certain number from a regular clock circuit was a bit difficult to implement. Though we successfully designed and implemented the circuit as per requirements.

### **COMPONENTS:**

Serial No.	Component	Amount
1	AND Gate	343
2	OR Gate	130
3	NOT Gate	101
4	XNOR	4
5	D FlipFlop	7
6	T FlipFlop	4
7	7 Segment Display	6
8	Logisim Software	-

### **TRUTHTABLES & KMAPS:**

### 1. Truthtable for Mod-6 counter:

	Cur	rent Sta	tes	N	ext State	Flipflop			
	QA	QB	QC	QA+	QB+	QC+	D <sub>QA</sub>	D <sub>QB</sub>	D <sub>QC</sub>
0	0	0	0	0	0	1	0	0	1
1	0	0	1	0	1	0	0	1	0
2	0	1	0	0	1	1	0	1	1
3	0	1	1	1	0	0	1	0	0
4	1	0	0	1	0	1	1	0	1
5	1	0	1	0	0	0	0	0	0

 $D_{QA} = QAQC'+QBQC$  $D_{QB} = QBQC'+QA'QB'QC$   $D_{QC} = QC'$ 

### 2. Truthtable for Mod-10 counter:

	Current States				Next States				Flipflop			
	QA	QB	QC	QD	QA+	QB+	QC+	QD+	D <sub>QA</sub>	D <sub>QB</sub>	D <sub>QC</sub>	D <sub>QD</sub>
0	0	0	0	0	0	0	0	1	0	0	0	1
1	0	0	0	1	0	0	1	0	0	0	1	0
2	0	0	1	0	0	0	1	1	0	0	1	1
3	0	0	1	1	0	1	0	0	0	1	0	0
4	0	1	0	0	0	1	0	1	0	1	0	1
5	0	1	0	1	0	1	1	0	0	1	1	0
6	0	1	1	0	0	1	1	1	0	1	1	1
7	0	1	1	1	1	0	0	0	1	0	0	0
8	1	0	0	0	1	0	0	1	1	0	0	1
9	1	0	0	1	0	0	0	0	0	0	0	0

 $D_{QA} = QA + QBQCQD$  $D_{QB} = QCQD' + QA'QC'QD$   $D_{QC} = QBQC' + QBQD' + QB'QCQD$ 

 $D_{QD} = QD'$ 

# 3. Truthtable for Mod-10(4 skip) counter:


	Current States					Next S	Flipflop					
	QA	QB	QC	QD	QA+	QB+	QC+	QD+	$T_{QA}$	T <sub>QB</sub>	T <sub>QC</sub>	$T_{QD}$
0	0	0	0	0	0	0	0	1	0	0	0	1
1	0	0	0	1	0	0	1	0	0	0	1	1
2	0	0	1	0	0	0	1	1	0	0	0	1
3	0	0	1	1	0	1	0	0	0	1	1	0
4	0	1	0	1	0	1	1	0	0	0	1	1
5	0	1	1	0	0	1	1	1	0	0	0	1
6	0	1	1	1	1	0	0	0	1	1	1	1
7	1	0	0	0	1	0	0	1	0	0	0	1
8	1	0	0	1	0	0	0	0	1	0	0	1

$$\begin{split} D_{QA} &= QD' + QB + QC' & D_{QC} &= QBQD' + QB'QD \\ D_{QB} &= QBQCQD' + QB'QCQD & D_{QD} &= QA + QBQCQD' \end{split}$$


# **Circuit Diagrams:**

**1. Mod-6 Counter:** Here we used 3 D-flipflops and 2 inputs. Clock input used for getting synchronous pulse and ifclr used for getting the reset state.


Roll:2107104



**2. Mod-10 Counter:** Here we used 4 D-flipflops and 2 inputs. Clock input used for getting synchronous pulse and ifclr used for getting the reset state.




**3. Mod-10 Counter(skips 4):** Here we used 4 D-flipflops and 2 inputs. Clock input used for getting synchronous pulse and ifclr used for getting the reset state. The basic difference is its skipping the digit 4.




# 4. 4 Bit Comparator:


#### 2107103 & 2107104




# 5. BCD to 7 Segment Decoder:




# 6. Second Circuit:



### 7. Minute Circuit:



# 8. Hour Circuit:




# 9. Final Clock:

2107103

# **Digital Clock**

Dy

2107103 & 2107104



### **WORK FLOW:**

- 1. Second Circuit: At the beginning, the clock pulse goes to the Mod-10 counter, whenever the mod 10 counter hits 0 it passes a pulse to Mod-6 counter. When the Mod-6 counter hits 4, the output of Mod-10 counter is ignored and the output of Mod-10(4 skip) counter is used. And when both the counters hits 0, one pulse goes to minute circuit.
- 2. Minute Circuit: At the beginning, the pulse from the second circuit goes to the Mod-10 counter, whenever the Mod-10 counter hits 0 it passes a pulse to Mod-6 counter. When the Mod-6 counter hits 4, the output of Mod-10 counter is ignored and the output of Mod-10(4 skip) counter is used. And when both the counter hits 0, one pulse goes to hour circuit.
- 3. Hour Circuit: At the beginning, the pulse from the minute circuit goes to the Mod-10 counter, whenever the Mod-10 counter hits zero it passes a pulse to Mod-6 counter. And when the Mod-6 counter hits 2 and Mod-10 counter hits 4 a pulse goes to the ifClr input of the counters which sets the both counters to reset states.

### **DISCUSSION & CONCLUSION:**

Through the project, we learned how we can design and implement a critical circuits by ourselves. As the circuits are quite complex, there are too many logic gates used. Which may occur some unexpected time delay in the output. If implementation on the circuit level could be more optimized then it could be far better minimizing the time delay. So we could have been more cautious while implementing and choosing the circuits we chose for the project to avoid this unexpected time delay that we are having.