第10章



内容


□电路模块的设计


- □ 多路复用器
- □ 译码器
- □ 编码器
- □ 三态缓冲器
- □ 比较器
- □加法器
- □ 乘法器

组合逻辑电路

- □ 输出完全由当前输入决定
 - □ 一旦输入信号变化,输出 随之改变
- □ 不包含触发器
 - □ 连续赋值语句 assign
 - ◆ 只要右边表达式中的操作数 上有事件发生 —— 表达式 立即被计算,新结果赋给左 边的线网

- □ 带有电平敏感量列表always 语 句块
 - ◆ 当敏感量列表中的变量上有事 件发生
 - 執行语句块中的行为语句
 - ◆ 直到执行完最后一条语句后
 - ◆ 等待下一次事件发生





2选1多路选择器(1)

endprimitive

□功能

□2 to 1 多路选择器符号

MUX y

- □ 若 s 为 1,则输入 a 连接到输出 y
- □ 若 s 为 0,则输入 b 连接到输出 y
- □ 使用连续赋值语句描述——可以综合

```
module mux2to1(output y, input s, b, a);
  assign y = ( s ) ? b : a;
endmodule
```

□ 比较: 采用用户定义原语描述——不可综合 primitive mux2x1_udp(output f, input s, I0, I1);

// 定义 UDP 状态表 table
// input are in the same order as the input list
// s I0 I1 : f // 标识符用于增加可读性
0 0 ? : 0;
0 1 ? : 1;
1 ? 0 : 0;
1 ? 1 : 1;
? 0 0 : 0;
? 1 1 : 1;
endtable

2 选 1 多路选择器 (2)

□功能

- □ 使用过程语句描述 —— 可以综合
 - ◆ 使用条件表达式
 - ◆ 使用条件语句

```
module mux2to1(output reg y, input s, b, a);
    always @(*)
        y = ( s ) ? b : a;
endmodule

module mux2to1(output reg y, input s, b, a);
    always @(*)
        if ( s ) y = b;
        else y = a;
endmodule
```

a s

MUX V

4选1多路选择器(1)




□功能

- □ 由 s1和 s0 选择 a、b、c 和 d 连接到输出 y
- □ 使用连续赋值语句描述 —— 可以综合

```
module mux4to1(output y, input s1, s0, d, c, b, a);
   assign y = (s1) ? ((s0) ? d : c) : ((s0) ? b : a);
endmodule
```

s1	s0	у
0	0	а
0	1	b
1	0	С
1	1	d



4 to 1 多路选择器符号


4选1多路选择器(2)

□功能

□ 使用过程语句描述 —— 可以综合

```
s1
        s0
         0
```

```
module mux4to1 ( output reg y,
                 input s1, s0, d, c, b, a);
   always @(*)
      if ( s1 )
         if ( s0 ) y = d;
         else y = c;
      else
         if ( s0 ) y = b;
         else y = a;
endmodule
```



4 to 1 多路选择器符号


4选1多路选择器(3)


□功能

□ 使用过程语句描述


s1	s0	У
0	0	а
0	1	b
1	0	С
1	1	d

endmodule






4 to 1 多路选择器符号



8选1位多路复用器

	输	入		输	出
EN_L	A	В	C	Υ	Y_L
1	Х	Х	Х	0	1
0	0	0	0	D0	$\overline{D0}$
0	0	0	1	D1	$\frac{\overline{D1}}{\overline{D2}}$ $\overline{D3}$
0	0	1	0	D2	$\overline{D2}$
0	0	1	1	D3	$\overline{D3}$
0	1	0	0	<i>D</i> 4	$\overline{D4}$
0	1	0	1	D5	$\frac{\overline{D4}}{D5}$
0	1	1	0	D6	$\overline{D6}$
0	1	1	1	D7	$\overline{D7}$



```
module mux8to1( output Y, Y L,
                input [7:0] D,
                input EN L, A, B, C );
   reg f;
   always @(*) begin
     if (EN L) f = 1'b0;
     else
        case({A,B,C})
           3'b000: f = D[0];
           3'b001: f = D[1];
           3'b010: f = D[2];
           3'b011: f = D[3];
           3'b100: f = D[4];
           3'b101: f = D[5];
           3'b110: f = D[6];
           3'b111: f = D[7];
           default: f = 1'b0;
        endcase
   end
   assign Y = f,
         Y L = ~f;
endmodule
```


8选1位多路复用器测试平台

endmodule

```
module mux8to1( output Y, Y L,
                                                                       input [7:0] D,
`timescale 1ns / 1ns
                                                                       input EN L, A, B, C );
`include "mux8to1.v"
                                                         reg f;
module mux8to1 tb();
                                                         always @(*) begin
   reg p EN L, p A, p B, p C;
                                                            if (EN L) f = 1'b0;
   reg [7: 0] p D;
                                                            else
   wire p Y, p Y L;
                                                               case({A,B,C})
                                                                  3'b000: f = D[0];
   mux8to1 u0(.Y(p_Y), .Y L(p Y L),
                                                                  3'b001: f = D[1];
              .D(p D), .EN L(p EN L), .A(p A), .B(p B), .C(p C);
                                                                  3'b010: f = D[2];
                                                                  3'b011: f = D[3];
   integer k;
   initial begin
                                                                  3'b100: f = D[4];
      p EN L = 1'b1;
                                                                  3'b101: f = D[5];
      {p A, p B, p C} = 3'b000;
                                                                  3'b110: f = D[6];
      p D = 8'b0;
                                                                  3'b111: f = D[7];
                                                                  default: f = 1'b0;
      #5 p EN L = 1'b0;
                                                               endcase
                                                         end
      for (k = 0; k < 16; k = k + 1)
                                                         assign Y = f,
      begin
                                                                Y L = ~f;
         {p A, p B, p C} = k % 8;
         p D = { $random } % 256;
                                                      endmodule
         #5;
      end
   end
   initial
      $monitor( "At time %4t, EN L=%b, ABC=%b, D=%b, Y=%b, Y L=%b",
                 $time, p EN L, {p A, p B, p C}, p D, p Y, p Y L);
```

8 to 1 MUX 仿真

```
# At time 0, EN L=1, ABC=000, D=00000000, Y=0, Y L=1
# At time 5, EN L=0, ABC=000, D=00100100, Y=0, Y L=1
# At time 10, EN L=0, ABC=001, D=10000001, Y=0, Y L=1
# At time 15, EN L=0, ABC=010, D=00001001, Y=0, Y L=1
# At time 20, EN L=0, ABC=011, D=01100011, Y=0, Y L=1
# At time 25, EN L=0, ABC=100, D=00001101, Y=0, Y L=1
# At time 30, EN L=0, ABC=101, D=10001101, Y=0, Y L=1
# At time 35, EN_L=0, ABC=110, D=01100101, Y=1, Y L=0
# At time 40, EN L=0, ABC=111, D=00010010, Y=0, Y L=1
# At time 45, EN L=0, ABC=000, D=00000001, Y=1, Y L=0
# At time 50, EN L=0, ABC=001, D=00001101, Y=0, Y L=1
# At time 55, EN L=0, ABC=010, D=01110110, Y=1, Y L=0
# At time 60, EN L=0, ABC=011, D=00111101, Y=1, Y L=0
# At time 65, EN L=0, ABC=100, D=11101101, Y=0, Y L=1
# At time 70, EN L=0, ABC=101, D=10001100, Y=0, Y L=1
# Attime 75, EN L=0, ABC=110, D=11111001, Y=1, Y L=0
# At time 80, EN_L=0, ABC=111, D=11000110, Y=1, Y_L=0
```



八选一多路复用器 —— 利用模块实例引用

```
□ 由 2个4x1多路器和1个2x1多路器
S[0] →
S[1] —
            MUX net1
                              module mux2to1(output y, input s, b, a);
d0 -
            4to1
                                  assign y = (s)? b : a;
d2 -
d3 -
                               endmodule
            inst1
S[2] -
                            MUX
                            2to1
                             inst3
            MUX net2
                        module mux4to1(output y, input s1, s0, d, c, b, a );
            4to1
                           assign y = (s1) ? ((s0) ? d : c) : ((s0) ? b : a);
                        endmodule
            inst2
      `include "mux4x1.v"
      `include "mux2x1.v"
     module mux8x1(output F, input [2:0] s, input [7:0] d );
        wire net1, net2;
        // 引用模块实例
        \max 4x1 \text{ inst1}(\text{net1}, s[1], s[0], d[3], d[2], d[1], d[0]);
        mux4x1 inst2(net2, s[1], s[0], d[7], d[6], d[5], d[4]);
        mux2x1 inst3(F, s[2], net2, net1);
     endmodule
```

八选一多路复用器 —— 使用函数(1)

endmodule

```
module mux8to1(output reg F, input [2:0] s, input [7:0] d );
   reg w1, w2;
   // mux 2 to 1
   function y 2x1( input s, b, a);
       y 2x1 = (s)?b:a;
   endfunction
   // mux 4 to 1
   function automatic y_4x1( input [1:0] sel, input [3:0] data);
       case ( sel )
          2'b00: y 4x1 = data[0];
          2'b01: y 4x1 = data[1];
          2'b10: y 4x1 = data[2];
                                                        MUX
          2'b11: y 4x1 = data[3];
                                                         4to1
          default:y 4x1 = 1'bx;
       endcase
                                                         inst1
   endfunction
                                           S[2] -
                                                                           MUX
                                                                           2to1
   // 调用函数
                                                      S0
                                                                           inst3
   always @(*) begin
       w1 = y 4x1(s[1:0], d[3:0]);
                                                        MUX
                                                             net2
                                                         4to1
       w2 = y 4x1(s[1:0], d[7:4]);
       F = y 2x1(s[2], w2, w1);
                                                         inst2
   end
```

八选一多路复用器 —— 使用函数(2)

```
module mux8to1(output F, input [2:0] s, input [7:0] d );
    // mux 2 to 1
    function y 2x1( input s, b, a);
        y_2x1 = (s) ? b : a;
    endfunction
    // mux 4 to 1
    function automatic y 4x1( input [1:0] sel, input [3:0] data);
        case ( sel )
            2'b00: y 4x1 = data[0];
            2'b01: y 4x1 = data[1];
            2'b10: y 4x1 = data[2];
                                                      S0
            2'b11: y 4x1 = data[3];
            default:y 4x1 = 1'bx;
                                                         MUX
                                                              net1
                                           d0 -
        endcase
                                                         4to1
    endfunction
                                            d2 -
                                            d3 -
                                                         inst1
    wire w1, w2;
                                           S[2] -
                                                                           MUX
    // 调用函数
                                                                            2to1
                                                      S0
    assign w1 = y 4x1(s[1:0], d[3:0]),
                                                                            inst3
           w2 = y 4x1(s[1:0], d[7:4]),
                                                        MUX net2
           F = y 2x1(s[2], w2, w1);
endmodule
```

inst2

八选一多路复用器 —— 使用任务

endmodule


```
module mux8to1(output reg F, input [2:0] s, input [7:0] d );
    // mux 2 to 1
    task mux2x1( output y2x1, input s, b, a);
        v2x1 = (s)?b:a;
    endtask
    // mux 4 to 1
    task automatic mux4x1( output y4x1, input [1:0] sel, input [3:0] din);
        case ( sel )
             2'b00: y4x1 = din[0];
             2'b01: y4x1 = din[1];
             2'b10: y4x1 = din[2];
                                            S[0] -
                                                        S0
             2'b11: y4x1 = din[3];
                                            S[1]-
            default:y4x1 = 1'bx;
                                                          MUX
                                                               net1
        endcase
                                             d0 -
                                                           4to1
                                             d1 -
    endtask
                                             d2 -
                                             d3 -
                                                           inst1
    req w1, w2;
                                            S[2] -
                                                                             MUX
    // 调用任务
                                                                             2to1
                                                        S0
    always @* begin
                                                                             inst3
        \max 4x1(w1, s[1:0], d[3:0]);
                                                          MUX net2
        mux4x1(w2, s[1:0], d[7:4]);
                                                           4to1
        mux2x1(F, s[2], w2, w1);
    end
                                                           inst2
```

八选一多路复用器

□ 使用函数设计的综合结果

□ 工具: Synplify Premier E-2011.03-SP2

```
module mux8to1(output reg F, input [2:0] s, input [7:0] d );
    // mux 2 to 1
    task mux2x1( output y2x1, input s, b, a);
       y2x1 = (s)?b:a;
    endtask
    // mux 4 to 1
    task automatic mux4x1 ( output y4x1,
                           input [1:0] sel, input [3:0] din);
        case ( sel )
            2'b00: y4x1 = din[0];
            2'b01: y4x1 = din[1];
            2'b10: v4x1 = din[2];
            2'b11: y4x1 = din[3];
            default:y4x1 = 1'bx;
        endcase
    endtask
    reg w1, w2;
    // 调用任务
    always @* begin
        mux4x1( w1, s[1:0], d[3:0]);
       mux4x1(w2, s[1:0], d[7:4]);
       mux2x1(F, s[2], w2, w1);
    end
endmodule
```



2-4 译码器

□ 2到4译码器的真值表

输	入		输	出		
a1	a0	у3	y2	y1	y0	
0	0	0	0	0	1	
0	1	0	0	1	0	
1	0	0	1	0	0	
1	1	1	0	0	0	

2-4 译码器——使用函数设计

```
module decoder2x4(output [3:0] y,
                 input [1:0] a );
   function [3:0] d2x4(input [1:0] c);
       case (a)
           0: d2x4 = 1;
           1: d2x4 = 2;
           2: d2x4 = 4;
           3: d2x4 = 8;
           default:d2x4 = 4'bx;
       endcase
   endfunction
   assign y = d2x4(a);
endmodule
```

输	iλ		输出							
a1	a0	у3	y2	y1	y0					
0	0	0	0	0	1					
0	1	0	0	1	0					
1	0	0	1	0	0					
1	1	1	0	0	0					

3-8 译码器



□ 三个输入变量译成八个输出之一

□ 使能信号: EN, 只有使能有效, 译码器才工作

□ 输入: (C, B, A)

□ 输出: (Y0, Y1, Y2, Y3, Y4, Y5, Y6, Y7)

	Decod	er3x8		
1 2 3 4	A B C EN	Y0 Y1 Y2 Y3 Y4 Y5 Y6 Y7	12 11 10 9 8 7 6 5	9999999

EN	С	В	Α	Y7_L	Y6_L	Y5_L	Y4_L	Y3_L	Y2_L	Y1_L	Y0_L
0	Х	X	Х	1	1	1	1	1	1	1	1
X	Х	X	X	1	1	1	1	1	1	1	1
1	0	0	0	1	1	1	1	1	1	1	0
1	0	0	1	1	1	1	1	1	1	0	1
1	0	1	0	1	1	1	1	1	0	1	1
1	0	1	1	1	1	1	1	0	1	1	1
1	1	0	0	1	1	1	0	1	1	1	1
1	1	0	1	1	1	0	1	1	1	1	1
1	1	1	0	1	0	1	1	1	1	1	1
1	1	1	1	0	1	1	1	1	1	1	1

3-8 译码器设计方法1

```
module decoder3x8(output reg [7:0] YL, input EN, C, B, A);
   always @ (*)
  begin
      if (EN)
         case ( { C, B, A } )
           0: YL = 8'b1111 1110;
           1: YL = 8'b1111 1101;
           2: YL = 8'b1111 1011;
           3: YL = 8'b1111 0111;
           4: YL = 8'b1110 1111;
           5: YL = 8'b1101 1111;
           6: YL = 8'b1011 1111;
           7: YL = 8'b0111 1111;
           default: YL = 8'HFF;
         endcase
      else
         YL = 8'b1111 11111;
   end
endmodule
```

□ 使用 case 语句模型

- □ 最常用的方法
- □ 根据真值表
- □可综合

EN	С	В	Α	Y7_L	Y6_L	Y5_L	Y4_L	Y3_L	Y2_L	Y1_L	Y0_L
0	Х	X	X	1	1	1	1	1	1	1	1
Х	Х	X	X	1	1	1	1	1	1	1	1
1	0	0	0	1	1	1	1	1	1	1	0
1	0	0	1	1	1	1	1	1	1	0	1
1	0	1	0	1	1	1	1	1	0	1	1
1	0	1	1	1	1	1	1	0	1	1	1
1	1	0	0	1	1	1	0	1	1	1	1
1	1	0	1	1	1	0	1	1	1	1	1
1	1	1	0	1	0	1	1	1	1	1	1
1	1	1	1	0	1	1	1	1	1	1	1


方法一、测试平台

```
`timescale 1ns / 1ns
`include "decoder3x8 m1.v"
module decoder3x8 tb;
   parameter S0 = 7, S1 = 16;
   wire [ 7 : 0 ] data;
    reg p en, p c, p b, p a;
   decoder3x8 u0(.YL(data), .EN(p_en), .C(p_c), .B(p_b), .A(p_a));
    reg [3:0] en code;
    initial begin
        {p en, p c, p b, p a} = 4'bx000;
       #5 {pen,pc,pb,pa} = 4'bx;
       # 5;
        for ( en code = S0; en code < S1; en code = en code + 1)
       begin
            {pen,pc,pb,pa} = en code;
            #5;
       end
   end
    initial
        $monitor( "At time %4t, EN = %b, CBA = %b, data = %b",
                   $time, p en, {p c,p b,p a}, data );
```

endmodule

3-8 译码器的仿真结果

```
# At time
           0,
                EN = x, CBA = 000,
                                    data = 111111111
# At time
           5,
                EN = x, CBA = xxx,
                                    data = 111111111
 At time
           10,
                EN = 0, CBA = 111,
                                    data = 111111111
 At time
           15,
                EN = 1, CBA = 000,
                                    data = 111111110
 At time
           20,
               EN = 1, CBA = 001,
                                    data = 111111101
 At time
           25,
                EN = 1, CBA = 010,
                                    data = 11111011
 At time
           30,
                EN = 1, CBA = 011,
                                    data = 11110111
 At time
           35,
               EN = 1, CBA = 100,
                                    data = 11101111
 At time
           40,
                EN = 1, CBA = 101,
                                    data = 110111111
 At time
           45,
                EN = 1, CBA = 110,
                                    data = 101111111
 At time
           50, EN = 1, CBA = 111,
                                    data = 011111111
           55, EN = 0, CBA = 000,
 At time
                                    data = 111111111
```



3-8 译码器设计方法2

┓ 使用 if 语句模型

- □ 根据真值表
- □ 也很常用
- □可综合

EN	С	В	Α	Y7_L	Y6_L	Y5_L	Y4_L	Y3_L	Y2_L	Y1_L	Y0_L
0	Х	X	X	1	1	1	1	1	1	1	1
X	Х	X	X	1	1	1	1	1	1	1	1
1	0	0	0	1	1	1	1	1	1	1	0
1	0	0	1	1	1	1	1	1	1	0	1
1	0	1	0	1	1	1	1	1	0	1	1
1	0	1	1	1	1	1	1	0	1	1	1
1	1	0	0	1	1	1	0	1	1	1	1
1	1	0	1	1	1	0	1	1	1	1	1
1	1	1	0	1	0	1	1	1	1	1	1
1	1	1	1	0	1	1	1	1	1	1	1

```
module decoder3x8m2 ( output reg [7:0] YL,
                    input EN,
                    input [2:0] DIN );
   always @ ( * )
      if (EN ) begin
          if ( DIN == 0 ) YL = 8'b1111 1110; else
          if (DIN == 1) YL = 8'b1111 1101; else
          if (DIN == 2) YL = 8'b1111 1011; else
          if (DIN == 3) YL = 8'b1111 0111; else
          if (DIN == 4) YL = 8'b1110 1111; else
         if (DIN == 5) YL = 8'b1101 1111; else
          if (DIN == 6) YL = 8'b1011 1111; else
          if (DIN == 7) YL = 8'b0111 1111; else
         YL = 8'hff;
      end
      else YL = 8'b1111 1111;
endmodule
```

3-8 译码器设计方法3(1)

□ 数据流描述

- □ 由真值表得到布尔方程
- □ 采用联系赋值语句

EN	С	В	Α	Y7_L	Y6_L	Y5_L	Y4_L	Y3_L	Y2_L	Y1_L	Y0_L
0	Х	Χ	X	1	1	1	1	1	1	1	1
X	Х	X	X	1	1	1	1	1	1	1	1
1	0	0	0	1	1	1	1	1	1	1	0
1	0	0	1	1	1	1	1	1	1	0	1
1	0	1	0	1	1	1	1	1	0	1	1
1	0	1	1	1	1	1	1	0	1	1	1
1	1	0	0	1	1	1	0	1	1	1	1
1	1	0	1	1	1	0	1	1	1	1	1
1	1	1	0	1	0	1	1	1	1	1	1
1	1	1	1	0	1	1	1	1	1	1	1



$$\begin{cases} Y_0 = \overline{Y}_{0L} = E \bullet (\overline{C} \bullet \overline{B} \bullet \overline{A}) \\ Y_1 = \overline{Y}_{1L} = E \bullet (\overline{C} \bullet \overline{B} \bullet \overline{A}) \\ Y_2 = \overline{Y}_{2L} = E \bullet (\overline{C} \bullet B \bullet \overline{A}) \\ Y_3 = \overline{Y}_{3L} = E \bullet (\overline{C} \bullet B \bullet \overline{A}) \\ Y_4 = \overline{Y}_{4L} = E \bullet (C \bullet \overline{B} \bullet \overline{A}) \\ Y_5 = \overline{Y}_{5L} = E \bullet (C \bullet \overline{B} \bullet \overline{A}) \\ Y_6 = \overline{Y}_{6L} = E \bullet (C \bullet B \bullet \overline{A}) \\ Y_7 = \overline{Y}_{7L} = E \bullet (C \bullet B \bullet \overline{A}) \end{cases}$$

3-8 译码器设计方法3(2)

」 使用连续赋值语句 ——数据流描述


$$\begin{cases} Y_0 = \overline{Y}_{0L} = E \bullet (\overline{C} \bullet \overline{B} \bullet \overline{A}) \\ Y_1 = \overline{Y}_{1L} = E \bullet (\overline{C} \bullet \overline{B} \bullet \overline{A}) \\ Y_2 = \overline{Y}_{2L} = E \bullet (\overline{C} \bullet B \bullet \overline{A}) \\ Y_3 = \overline{Y}_{3L} = E \bullet (\overline{C} \bullet B \bullet \overline{A}) \\ Y_4 = \overline{Y}_{4L} = E \bullet (C \bullet \overline{B} \bullet \overline{A}) \\ Y_5 = \overline{Y}_{5L} = E \bullet (C \bullet \overline{B} \bullet \overline{A}) \\ Y_6 = \overline{Y}_{6L} = E \bullet (C \bullet B \bullet \overline{A}) \\ Y_7 = \overline{Y}_{7L} = E \bullet (C \bullet B \bullet \overline{A}) \end{cases}$$

```
timescale 1ns / 1ns
module decoder3x8m3( output [7:0] YL,
                       input EN, C, B, A);
        wire [7 : 0 ] YH;
        assign YH[7] = EN&(C&B&A),
                YH[6] = EN&( C & B & ~A),
                YH[5] = EN&( C & \sim B & A),
                YH[4] = EN&( C & ~B & ~A),
                YH[3] = EN&( \sim C \& B \& A),
               YH[2] = EN&( \sim C \& B \& \sim A),
               YH[1] = EN&( \sim C \& \sim B \& A),
                YH[0] = EN&( \sim C \& \sim B \& \sim A);
        assign YL = ~YH;
endmodule
```

设计4-16译码器








4-16译码器结构建模的仿真结果



七段译码器


- □功能
 - □ 将 4 位 BCD 码译成 10 个输出之一

- □ 输入变量
 - ◆ 输入数值: 4位 BCD 码(D, C, B, A)
 - ◆ 消隐输入: BI_L, 用于关闭显示输出
 - 如,不显示一个数字的前端和尾部的0
- □ 输出变量: 七个线段(a, b, c, d, e, f, g)组合的一个子集,共16种




	\$	俞 ノ			显示			车	俞 出	4		
BI_L	D	С	В	Α	数字	а	b	С	d	е	f	g
0	X	X	X	X	关闭	0	0	0	0	0	0	0
1	0	0	0	0	0	1	1	1	1	1	1	0
1	0	0	0	1	1	0	1	1	0	0	0	0
1	0	0	1	0	2	1	1	0	1	1	0	1
1	0	0	1	1	3	1	1	1	1	0	0	1
1	0	1	0	0	4	0	1	1	0	0	1	1
1	0	1	0	1	5	1	0	1	1	0	1	1
1	0	1	1	0	6	1	0	1	1	1	1	1
1	0	1	1	1	7	1	1	1	0	0	0	0
1	1	0	0	0	8	1	1	1	1	1	1	1
1	1	0	0	1	9	1	1	1	1	0	1	1

七段译码器设计




🖜 典型设计 —— 使用 case 语句模型




```
0:
         seg = 7'b111 1110;
1:
         seq = 7'b011 0000;
2:
         seq = 7'b110 1101;
3:
         seq = 7'b111 1001;
         seg = 7'b011 0011;
4:
5:
         seq = 7'b101 1011;
6:
         seg = 7'b101 1111;
7:
         seq = 7'b111 0000;
8:
         seq = 7'b111 1111;
         seq = 7'b111 0011;
9:
default: seg = 7'b000 0000;
```

```
endcase
else seg = 7'b000_0000;
end
endmodule
```


七段译码器仿真结果





优先编码器(Priority encoder)

- □ 保证在某一时刻只有一个输入有效
 - □ 对输入线指定优先级 (priority) —— 如: 硬件中断
 - □ 当同时出现多个请求时,编码器产生最高优先级的请求编号
- □ 例、通用8输入优先编码器
 - □ 输入端口9个:8个数据输入,1个使能输入
 - □ 输出端口 4 个: 3 个编码输出, 1 个有效标志(IDLE)



优先级				输	,	λ					输	Ħ	1
1/L/C=X	EN	I 7	I 6	15	I 4	I 3	I2	I1	10	A2	A1	$\mathbf{A0}$	IDLE
无	0	Х	Х	Χ	Х	Х	Х	Х	Х	Χ	Χ	Х	1
0	1	0	0	0	0	0	0	0	1	0	0	0	0
1	1	0	0	0	0	0	0	1	Χ	0	0	1	0
2	1	0	0	0	0	0	1	Χ	Χ	0	1	0	0
3	1	0	0	0	0	_1	Χ	Χ	Χ	0	1	1	0
4	1	0	0	0	1	X	Х	Х	Х	1	0	0	0
5	1	0	0	1	Χ	Χ	Χ	Χ	Χ	1	0	1	0
6	1	0	1	Χ	Χ	Χ	Χ	Χ	Χ	1	1	0	0
7	1	1	Χ	Χ	Х	Χ	Χ	Χ	Χ	1	1	1	0

8 输入优先编码器的设计

idle = 1'b0;

end

end


```
module encoder8x3( output reg idle, output reg [2:0] code,
                   input [7:0] data, input en );
   always @(*) begin
      if ( !en ) // en == 1'b0
      begin
         code = 3'bx;
         idle = 1'b1;
      end
      else begin
         if (data[7] == 1'b1) code = 7; else
         if (data[7:6] == 2'b01) code = 6; else
         if (data[7:5] == 3'b001) code = 5; else
         if (data[7:4] == 4'b0001) code = 4; else
         if (data[7:3] == 5'b0000 1) code = 3; else
         if ( data[7:2] == 6'b0000 01) code = 2; else
         if (data[7:1] == 7'b00000 001) code = 1; else
         if (data[7:0] == 8'b0000 0001) code = 0; else code = 3'bx;
```

优先级	输入									输 出			
	EN	I 7	I 6	15	I 4	13	12	I1	10	A2	A1	A 0	IDLE
无	0	Х	Х	Х	Х	Х	Х	Х	Х	Χ	Χ	Χ	1
0	1	0	0	0	0	0	0	0	1	0	0	0	0
1	1	0	0	0	0	0	0	1	X	0	0	1	0
2	1	0	0	0	0	0	1	X	Χ	0	1	0	0
3	1	0	0	0	0	_1	X	Χ	Χ	0	1	1	0
4	1	0	0	0	1/	X	Χ	Χ	Χ	1	0	0	0
5	1	0	0	1	X	Χ	Χ	Χ	Χ	1	0	1	0
6	1	0	1	X	Χ	Χ	Χ	Χ	Χ	1	1	0	0
7	1	1/	<u>x</u>	Χ	Х	Х	Х	Х	Χ	1	1	1	0

编码器模块的测试

```
优先级
 timescale 1ns / 1ns
                                                                  EN | 17 16 15 14 13 12 11 10 | A2 A1 A0 | IDLE
`include "encoder8x3.v"
                                                                    X \times X \times X \times X \times X \times X \times X
module encoder8x3 tb;
   parameter S0 = 0, S1 = 16;
                                                                    0 0 0 0 0 1 X X 0
   wire [2:0] p code;
                                                                     0 0 0 0 1 X X X 0
   wire p idle;
                                                                     0 0 0 1 X X X X
   reg [7:0] p data;
                                                                    0 0 1 X X X X X 1
   reg p en;
                                                                    0 1 X X X X X X X 1 1 0
   reg [15:0] p_din0, p_din1;
                                                                    1 X X X X X X X X 1 1 1
   encoder8x3 u0(.idle(p idle), .code(p code), .data(p data), .en(p en));
   integer k;
   initial begin
       p en = 1'b0;
       p data = 8'b1111 1111;
       p din0 = 16'bxxxx xxxx 0000 0001;
       #5 p en = 1'b1;
       p data = p din0[15:8];
       for (k = S0; k < S1; k=k+1) begin
          #5;
          p din1 = \{p din0[14:0], p din0[15]\};
          p din0 = p din1;
          p data = p din0[15:8];
       end
   end
   initial
       $monitor( "At time %4t, EN= %b, data= %b, code= %b, IDLE=%b",
                  $time, u0.en, u0.data, u0.code, u0.idle);
endmodule
```

编码器仿真结果



```
# At time 0, EN= 0, data= 111111111, code= xxx, IDLE=1
# At time 5, EN= 1, data= xxxxxxxx, code= xxx, IDLE=0
# At time 10, EN= 1, data= xxxxxx00, code= xxx, IDLE=0
# At time 15, EN= 1, data= xxxxx000, code= xxx, IDLE=0
# At time 20, EN= 1, data= xxxx0000, code= xxx, IDLE=0
# At time 25, EN= 1, data= xxxx00000, code= xxx, IDLE=0
# At time 30, EN= 1, data= xxx000000, code= xxx, IDLE=0
# At time 35, EN= 1, data= xx0000000, code= xxx, IDLE=0
# At time 40, EN= 1, data= xx0000000, code= xxx, IDLE=0
```

8三态缓冲器(74x541)

□三态


□ 变量有三种可能的不同状态:逻辑 0、逻辑 1 和高阻

□ 典型使用

- □ 用于控制多个数据源到单个数据线的操作
- □ 驱动总线

□ 如:

- □8位微处理器系统,数据总线为8位宽
- □ 使用 8 个三态缓冲器,外围设备每次在总线上放置 8 位数据




8三态缓冲器的设计

」 模块的设计


□ 结构设计 —— 利用 Verilog 原语

```
module tristate541 (Y, A, G1 L, G2 L);
  parameter SIZE = 8;
  output [SIZE-1:0] Y;
   input [SIZE-1:0] A;
   input G1 L, G2 L;
  wire GL;
  nor u0(GL, G1 L, G2 L);
  genvar k;
  generate for ( k=0; k<SIZE; k=k+1 )</pre>
  begin : LOOP
       bufif1 g1( Y[k], A[k], GL );
  end
  endgenerate
endmodule
```




8三态缓冲器模块的仿真波形

□ 仿真分析




8位数据通道控制器

□ 使用与门



CTRL



二进制比较器(Binary Comparator)



□ 功能的描述

- □ 比较 2 个二进制数,并指示它们 之间的关系的电路
- □ 两个操作数的比较,3种情况:
 - \bullet A = B
 - ◆ A > B
 - ◆ A < B

□ 1位比较器的的真值表

A	В	A=B	A>B	A <b< th=""></b<>
0	0	1	0	0
0	1	0	0	1
1	0	0	1	0
1	1	1	0	0

1位比较器的逻辑表达式:

$$A _EQ _B = A' \bullet B' + A \bullet B = (A \oplus B)'$$

 $A _GT _B = A \bullet B'$
 $A _LT _B = A' \bullet B$

1位比较器的模块设计




」 数据流描述

□ 使用连续赋值语句

1位比较器的逻辑表达式:


$$A _EQ _B = A' \bullet B' + A \bullet B = (A \oplus B)'$$
 $A _GT _B = A \bullet B'$
 $A _LT _B = A' \bullet B$



1位比较器的仿真测试




```
# At 0, A=x, B=x, <-> [A=B]= x, [A>B]= x, [A<B]= x # At 100, A=z, B=z, <-> [A=B]= x, [A>B]= x, [A<B]= x # At 200, A=0, B=0, <-> [A=B]= 1, [A>B]= 0, [A<B]= 0 # At 250, A=1, B=0, <-> [A=B]= 0, [A>B]= 1, [A<B]= 0 # At 300, A=0, B=1, <-> [A=B]= 0, [A>B]= 0, [A<B]= 1 # At 350, A=1, B=1, <-> [A=B]= 1, [A>B]= 0, [A<B]= 0
```



1位全加器

□ 1位全加器的数学表达式

```
sum = (a \oplus b \oplus cin)cout = (a \cdot b) + cin \cdot (a \oplus b)
```



```
// Define a 1-bit full adder
module fulladd(output cout, sum, input a, b, cin);
    // Internal nets
    wire s1, c1, s2;

    // Instantiate logic gate primitives
    xor u10(s1, a, b);
    and u11(c1, a, b);


    xor u20(sum, s1, cin);
    and u21(s2, s1, cin);

    or u30(cout, s2, c1);
endmodule
```


4位串行进位加法器

□ 4位串行进位加法器

- \square 两个4位相加数 $A_3A_2A_1A_0$ 和 $B_3B_2B_1B_0$ 的各位同时送到相应全加器的输入端
- □ 进位数串行传送,最低位全加器的 C_{i-1} 端应接0
- □ 缺点:
 - ◆ 速度比较慢, 进位信号是串行传递
 - ◆ 进位输出C3要经过四位全加器传递之后才能形成



超前进位加法器 —— 各级进位同时送到全加器进位输入端



全加器输出S,和C,逻辑表达式:

$$S_{i} = A_{i} \oplus B_{i} \oplus C_{i-1}$$

$$C_{i} = A_{i} \cdot B_{i} + (A_{i} \oplus B_{i}) \cdot C_{i-1}$$

(1)

定义 $G_i = A_i \cdot B_i$,称为产生变量。当 $A_i = B_i = 1$ 时, $A_i \cdot B_i = 1$,得 $C_i = 1$,产生进位。

定义 $P_i = A_i \oplus B_i$,称为传输变量。当 $A_i \oplus B_i = 1$ 时, $A_i \bullet B_i = 0$,得 $C_i = C_{i-1}$,

即低位的进位传送到高位的进位输入端。

 G_i 和 P_i 都只与被加数 A_i 和加数 B_i 有关,而与进位信号无关。

超前进位加法器 —— 各级进位同时送到全加器进位输入端

将
$$G_i = A_i \cdot B_i$$
 和 $P_i = A_i \oplus B_i$ 代入式:
$$\begin{aligned} S_i &= A_i \oplus B_i \oplus C_{i-1} \\ C_i &= A_i \cdot B_i + (A_i \oplus B_i) \cdot C_{i-1} \end{aligned}$$
, 得:

$$S_i = P_i \oplus C_{i-1} \tag{2a}$$

$$C_i = G_i + P_i C_{i-1} \tag{2b}$$

由式(2b)得各位进位信号的逻辑表达式如下:

$$C_{0} = G_{0} + P_{0}C_{-1}$$

$$C_{1} = G_{1} + P_{1}C_{0} = G_{1} + P_{1}G_{0} + P_{1}P_{0}C_{-1}$$

$$C_{2} = G_{2} + P_{2}C_{1} = G_{2} + P_{2}G_{1} + P_{2}P_{1}G_{0} + P_{2}P_{1}P_{0}C_{-1}$$

$$C_{3} = G_{3} + P_{3}C_{2} = G_{3} + P_{3}G_{2} + P_{3}P_{2}G_{1} + P_{3}P_{2}P_{1}G_{0} + P_{3}P_{2}P_{1}P_{0}C_{-1}$$

$$(3)$$

由式(3)可以看出:各位的进位信号都只与 G_i 、 P_i 和 C_{-1} 有关,而 C_{-1} 是最低位的进位信号;

各位的进位都只与被加数 A, 和加数 B, 有关,它们是可以并行产生的,从而可实现快速进位。

4位超前进位加法器

endmodule


```
//dataflow 4-bit carry lookahead adder
module adder cla4 (output cout, output [3:0] sum, input [3:0] a, b,
input cin );
    // define internal wires
    wire [3:0] gen, pro;
    genvar k;
    generate for (k=0; k<4; k=k+1) begin: GLOOP
         assign gen[k] = a[k] & b[k];
         assign pro[k] = a[k] ^ b[k];
     end
    endgenerate
    wire g3, g2, g1, g0, p3, p2, p1, p0, c3, c2, c1, c0;
    assign \{g3, g2, g1, g0\} = gen,
                                                               C_0 = G_0 + P_0 C_{-1}
             \{p3, p2, p1, p0\} = pro;
                                                               C_1 = G_1 + P_1C_0 = G_1 + P_1G_0 + P_1P_0C_{-1}
                                                              C_2 = G_2 + P_2C_1 = G_2 + P_2G_1 + P_2P_1G_0 + P_2P_1P_0C_{-1}
     //obtain the carry equations
                                                              C_3 = G_3 + P_3C_2 = G_3 + P_3G_2 + P_3P_2G_1 + P_3P_2P_1G_0 + P_3P_2P_1P_0C_{-1}
    assign c0 = g0 \mid (p0 \& cin),
             c1 = g1 \mid (p1 \& g0) \mid (p1 \& p0 \& cin),
             c2 = g2 \mid (p2 \& g1) \mid (p2 \& p1 \& g0) \mid (p2 \& p1 \& p0 \& cin),
             c3 = q3 \mid (p3 \& q2) \mid (p3 \& p2 \& q1) \mid (p3 \& p2 \& p1 \& q0)
                   | (p3 & p2 & p1 & p0 & cin);
     //obtain the sum equations
                                                                                       S_i = P_i \oplus C_{i-1}
     assign sum = \{p3, p2, p1, p0\} ^{(c2, c1, c0, cin)};
     //obtain cout
    assign cout = c3;
```

8位超前进位加法器



□ 将8位加法器分成两组

- □ 高4位加法器: sum[7:4] = a[7:4] + b[7:4] + c3
- □ 低4位加法器: sum[3:0] = a[3:0] + b[3:0]+ cin



$$S_{i} = A_{i} \oplus B_{i} \oplus C_{i-1}$$

$$C_{i} = A_{i} \cdot B_{i} + (A_{i} \oplus B_{i}) \cdot C_{i-1}$$

```
module adder_cla8a( output cout, output [7:0] sum, input [7:0] a, b, input cin );
    wire c3, c7;
    wire [3:0] s0, s1, a0, a1, b0, b1;

assign a0 = a[3:0], a1 = a[7:4], b0 = b[3:0], b1 = b[7:4];


adder_cla4 u0( .cout(c3), .sum(s0), .a(a0), .b(b0), .cin(cin) );
    adder_cla4 u1( .cout(c7), .sum(s1), .a(a1), .b(b1), .cin(c3) );

assign {cout, sum } = {c7, s1, s0};
endmodule
```

```
`timescale 1ns/1ns
`include "adder cla8a.v"
//test bench for dataflow 8-bit carry lookahead adder
module adder cla8a tb;
   reg [7:0] a, b;
                                                      8 位超前进位加法器测试模块
   reg cin;
   wire [7:0] sum;
   wire cout;
   //display signals
    initial
        $monitor ("a = %d, b = %d, cin = %b, cout = %b, sum = %d", a, b, cin, cout, sum);
   //apply stimulus
    initial begin
                                                   cin = 1'b0; //cout = 0, sum = 0000 0000
        \#0 a = 8'b0000 0000; b = 8'b0000 0000;
       #10 a = 8'b0000 0001;
                              b = 8'b0000 0010;
                                                   cin = 1'b0; //cout = 0, sum = 0000 0011
                                                   cin = 1'b0; //cout = 0, sum = 0000 1000
       #10 a = 8'b0000 0010;
                              b = 8'b0000 0110;
       #10 a = 8'b0000 0111;
                              b = 8'b0000 0111;
                                                   cin = \frac{1}{b0}; //cout = 0, sum = 0000 1110
                                                   cin = 1'b0; //cout = 0, sum = 0000 1111
       #10 a = 8'b0000 1001;
                              b = 8'b0000 0110;
       #10 a = 8'b0000 1100; b = 8'b0000 1100;
                                                   cin = 1'b0; //cout = 0, sum = 0001 1000
                                                   cin = 1'b0; //cout = 0, sum = 0001 1101
       #10 a = 8'b0000 1111;
                              b = 8'b0000 1110;
                                                   cin = 1'b1; //cout = 0, sum = 0001 1101
       #10 a = 8'b0000 1110;
                              b = 8'b0000 1110;
       #10 a = 8'b0000 1111;
                              b = 8'b0000 1111;
                                                   cin = 1'b1; //cout = 0, sum = 0001 1111
       #10 a = 8'b1111 0000;
                                                   cin = 1'b1; //cout = 1, sum = 0000 0000
                               b = 8'b0000 1111;
       #10 a = 8'b0111 0000;
                               b = 8'b0000 1111;
                                                   cin = 1'b1; //cout = 0, sum = 1000 0000
                                                   cin = 1'b1; //cout = 1, sum = 0000 1000
       #10 a = 8'b1011 1000;
                               b = 8'b0100 1111;
       #10 $stop;
    end
    adder cla8a inst1 ( //instantiate the module
        .a(a),
        .b(b),
        .cin(cin),
        .sum(sum),
        .cout(cout)
    );
endmodule
```




8位超前进位加法器仿真结果



```
# a = 0, b = 0, cin = 0, cout = 0, sum = 0
# a = 1, b = 2, cin = 0, cout = 0, sum = 3
# a = 2, b = 6, cin = 0, cout = 0, sum = 8
# a = 7, b = 7, cin = 0, cout = 0, sum = 14
# a = 9, b = 6, cin = 0, cout = 0, sum = 15
# a = 12, b = 12, cin = 0, cout = 0, sum = 24
# a = 15, b = 14, cin = 0, cout = 0, sum = 29
# a = 14, b = 14, cin = 1, cout = 0, sum = 29
# a = 15, b = 15, cin = 1, cout = 0, sum = 31
# a = 240, b = 15, cin = 1, cout = 1, sum = 0
# a = 112, b = 15, cin = 1, cout = 0, sum = 128
# a = 184, b = 79, cin = 1, cout = 1, sum = 8
```

8位乘法器



□ 二进制乘法

- $0 \times 0 = 0$, $0 \times 1 = 0$, $1 \times 0 = 0$, 1×1
- □ 两个4位二进制数的相乘过程

	被剩	乘数					X_3	X_2	X_1	X_0
\times	乘	数					Y_3	Y_2	Y_1	Y_0
							Y_0X_3	Y_0X_2	Y_0X_1	Y_0X_0
						Y_1X_3	Y_1X_2	$\mathrm{Y}_1\mathrm{X}_1$	Y_1X_0	
					Y_2X_3	Y_2X_2	Y_2X_1	Y_2X_0		
				Y_3X_3	Y_3X_2	Y_3X_1	Y_3X_0			
	乘	积	S_7	S_6	S_5	S_4	S_3	S_2	S_1	S_0

- □ 两个4位二进制数的相乘结果是1个8位二进制数
 - \bullet $S_7S_6S_5S_4S_3S_2S_1S_0$
- □ 8 位二进制数的相乘的 Verilog 模块


18 位乘法器



- 基于 Xilinx FPGA 设计
 - □ 《Spartan-3E Libraries Guide for HDL Designs —— ISE 10.1》
 - ◆ Spartan-3E —— FPGA 系列
 - ◆ ISE 10.1 —— 开发系统版本
 - □ 使用原语: MULT18X18
 - ◆ 采用组合逻辑形式实现 18X18 有符号乘法器
 - ◆ 输入、输出和输出均采用二进制补码


■ Verilog 实例模板

Primitive: 18 x 18 Signed Multiplier



电路模块的设计





总结

COLUMN TO THE REAL PROPERTY OF THE PARTY OF

- □ 采用分层的设计思想
- □ 将大型的设计划分成若干小型的模块组件
- □ 每个小型的模块完成基本的逻辑功能
- □ 由一组小型的模块构成大型的逻辑运算的部件
- □ 基本的算术逻辑运算可以使用行为描述方法