## Copying 10 bytes of data from source address to destination address

- LDR r0,=0x20000000; Source address
- LDR r1,=0x20000050; Destination address
- LDR r2,=10; number of bytes to copy copy\_loop
- LDRB r3, [r0]; read 1 byte
- ADDS r0, r0, #1; increment source pointer
- STRB r3, [r1]; write 1 byte
- ADDS r1, r1, #1; increment destination pointer SUBS r2, r2, #1; decrement loop counter BNE copy\_loop; loop until all data copied

## Moving the contents from Source to Destination Address

- LDR r0,=0x20000000; Source address
- LDR r1,=0x20000100; Destination address
- LDR r2,=50; number of bytes to copy, also

```
copy_loop; acts as loop counter
SUBS r2, r2, #1; decrement offset and loop counter
LDRB r4,[r0, r2]; read 1 byte
```

- STRB r4,[r1, r2]; write 1 byte
- BNE copy\_loop; loop until all data copied
- By using the loop counter as a memory offset, we have reduced usage of more no of instructions

## Read and store significance of!

- LDMIA RO!, {R1, R2, R5 & R7}; Read multiple registers, R0 update to address after last read operation.
- STMIA RO!, {R1, R2, R5 & R7}; Store R1, R2, R5, R6, and R7 to memory; and update R0 to address after where R7 stored

### 128 Bytes to be copied

- LDR r0,=0x20000000; Source address
- LDR r1,=0x20000100; Destination address
- LDR r2,=128; number of bytes to copy, also
- copy\_loop; acts as loop counter
- LDMIA r0!,{r4-r7}; Read 4 words and increment r0
- STMIA r1!,{r4-r7}; Store 4 words and increment r1
- LDMIA r0!,{r4-r7}; Read 4 words and increment r0
- STMIA r1!,{r4-r7}; Store 4 words and increment r1
- LDMIA r0!,{r4-r7}; Read 4 words and increment r0
- STMIA r1!,{r4-r7}; Store 4 words and increment r1
- LDMIA r0!,{r4-r7}; Read 4 words and increment r0
- STMIA r1!,{r4-r7}; Store 4 words and increment r1
- SUBS r2, r2, #64; Each time 64 bytes are copied
- BNE copy\_loop; loop until all data copied

#### 64 Bit Addition

- LDR r0,=0xFFFFFFFF; X\_Low (X 1/4=0x3333FFFFFFFFFF)
- LDR r1,=0x3333FFFF; X\_High
- LDR r2,=0x00000001; Y\_Low (Y 1/4=0x3333000000000001)
- LDR r3,=0x33330000; Y\_High
- ADDS r0,r0,r2; lower 32-bit
- ADCS r1,r1,r3; upper 32-bit

## Implementation of FOR LOOP

- Total = 0;for (i=0;i<5;i=i+1)</li>
- Total = Total + i;
- //Assume "Total" is R0 and "i" is R1; the program can be implemented as
- MOVS R0, #0 ; Total = 0
- MOVS R1, #0; i = 0
- loop
- ADDS R0, R0, R1; Total = Total + i
- ADDS R1, R1, #1; i = i + 1
- CMP R1, #5; compare i to 5
- BLT loop; if less than then branch to loop

#### **Function**

#### function1

BL function1

stop B stop

```
SUB SP, SP, #0x8; Reserve 2 words of stack; (8 bytes) for local variables; Data
processing in function
MOVS r0, #0x12; set a dummy value
 STR r0, [sp, #0]; Store 0x12 in 1st local variable
 STR r0, [sp, #4]; Store 0x12 in 2nd local variable
 LDR r1, [sp, #0]; Read from 1st local variable
LDR r2, [sp, #4]; Read from 2nd local variable
ADD SP, SP, #0x8; Restore SP to original position
BX LR
main
```

## Calling Function from other file

```
PRESERVE8; Indicate the code here preserve
; 8 byte stack alignment
                    ; Indicate THUMB code is used
         AREA |.text|, CODE, READONLY
       EXPORT __main
       EXTERN func
; Start of CODE area
  main
   LDR r0,=0x10;
BL func
stop B stop
```

## Called Function-(2x+9)

```
PRESERVE8
     THUMB
     AREA |.text|, CODE, READONLY
     EXPORT func
func
     push {r0}
     LDR R2,[r13];
     MOVS R3,#2
     MULS R2,R3,R2
     ADDS r2,r2,#9
     STR r2,[R13]
     pop {r1}
```

#### **Nested Function**




Figure 6.3:
Using push and pop of multiple registers in functions.

#### Main Function

```
PRESERVE8; Indicate the code here preserve
; 8 byte stack alignment
           THUMB ; Indicate THUMB code is used
         AREA |.text|, CODE, READONLY
                     EXPORT main
                      EXTERN func
; Start of CODE area
 main
     LDR r0,=0x10;
 BL func
stop B stop
 END
```

## Code for calling func

```
PRESERVE8
    THUMB
    AREA |.text|, CODE, READONLY
    EXPORT func
    EXTERN func2
func
    push{LR}
    MOVS R1,#08
    BL func2
    pop{PC}
  END
```

## func calling func2

- PRESERVE8
- THUMB
- AREA |.text|, CODE, READONLY
- EXPORT func2
- •
- func2
- MOVS r2,#08
- BX LR
- END


# USING BICS and ORRS to Set the priority register with priority levels.

```
main
      ldr r0,=0x20000000
      ldr r1,=0xfffffff
      movs r2, #0xff
     lsls r2,r2,#16
     bics r1,r1,r2
      movs r2, #0xc0
      lsls r2,r2,#16
      orrs r1,r1,r2
      str r1,[r0]
stop b stop
   end
```

```
The 4 priority register levels are
1.00
2.40
3.80
4.C0
 When we are require to set
  interrupt priority level with 00
  having higher priority and CO
  having lowest priority into a
  register mapping to a
  particular interrupt, we use
  this code.
```


## **BIC** (Logical Bitwise Clear)


Instruction	BIC
Function Syntax (UAL) Syntax (Thumb) Note	Logical Bitwise Clear  BICS <rd>, <rd>, <rm>  BIC <rd>, <rm>  Rd = AND(Rd, NOT(Rm)), APSR.N, and APSR.Z update.  Rd and Rm are low registers.</rm></rd></rm></rd></rd>



```
Core
   R0
               0x000001C5
   R1
               0xFF00FFFF
   R2
               0x00FF0000
   R3
               0x00000000
   R4
               0x00000000
   R5
               0x00000000
   R6
               0x00000000
   R7
               0x00000000
   R8
               0x00000000
   R9
               0x00000000
   R10
               0x00000000
   R11
               0x00000000
   R12
               0x00000000
   R13 (SP)
               0x20000420
   R14 (LR)
               0x000000DD
   R15 (PC)
               0x000001CC
±---xPSR
               0x81000000
Banked
System
Internal
   Mode
               Thread
   Stack
               MSP
   States
                41
   Sec
               0.00000342
```

```
C)UXUUUUUICC 22CU MUV5 r2,#UXCU
     15:
                  lsls r2,r2,#16
 0.000000168 0412
                      TOTO
                               -2 -2 416
                startup_NUC1xx.s system_NUC1xx.c bics.asm
   1 function.asm
          PRESERVE8 ; Indicate the code here preserve
      ; 8 byte stack alignment
                                     : Indicate THUMB code is used
                           THUMB
   4
                       AREA
                               |.text|, CODE, READONLY
                    EXPORT main
      : Start of CODE area
   8
   9
        main
  10
          ldr r1,=0xffffffff
  11
          movs r2, #0xff
  12
          lsls r2,r2,#16
  13
          bics r1, r1, r2
□ 14
          movs r2, #0xc0
  15
         lsls r2,r2,#16
  16
           orrs r1,r1,r2
  17
           str r1,[r0]
  18
      stop b stop
  19
            end
  20
```





#### **SWITCH**

;CASE BRANCHING PRESERVE8 ; Indicate the code here preserve ; 8 byte stack alignment THUMB; Indicate THUMB code is used AREA |.text|, CODE, READONLY EXPORT main; Start of CODE area


```
main
 LDR R0, =0
 CMP R0, #3; Compare input to maximum valid choice
BHI default case; Branch to default case if higher than 3
MOVS R2, #4; Multiply branch table offset by 4
MULS RO, R2, R0; (size of each entry)
LDR R1, =BranchTable; Get base address of branch table(0x284)
```

- LDR R2,[R1,R0]; Get the actual branch destination
- BX R2; Branch to destination
- ALIGN 4; Alignment control. The table has
- BranchTable; to be word aligned to prevent unaligned read;

#### **Continued Switch**


- table of each destination address.
  - DCD Dest0
  - DCD Dest1
  - DCD Dest2
  - DCD Dest3

```
default_case
stop B stop; Instructions for default case
Dest0 ldr r0, =10
stop1 B stop1; Instructions for case '0'
Dest1 ldr r0, =20
stop2 B stop2; Instructions for case '1'
Dest2 ldr r0, =30
stop3 B stop3; Instructions for case '2'
Dest3 ldr r0, =40
stop4 B stop4; Instructions for case '3'
END
```



```
rogiotor
                            - Core
                                  36: stop1 B stop1
    · R0
              0x00000000
                                  27. . Instructions for some NO/
    R1
              0x000001D4
    ·R2
              0x000001E7
                                             startup_NUC1xx.s system_NUC1xx.c bics.asm
                                  function.asm
    R3
              0x00000000
    R4
             0x00000000
                                              DCD
                               29
                                                      Dest1
    R5
             0x00000000
                               30
                                              DCD Dest2
    R6
             0x00000000
                                              DCD Dest3
                               31
    R7
             0x00000000
                                   default case
    R8
             0x00000000
                               33
                                   stop B stop
    R9
              0x00000000
                                  ; Instructions for default case
    R10
             0x00000000
                               35
                                   Dest0
                                          ldr r0, =10
    R11
             0x00000000
                                                  stop1
                               36
                                   stop1
                                         В
    R12
             0x00000000
                                   : Instructions for case '0'
    R13 (SP)
             0x20000420
                                   Dest1
                               38
                                          ldr r0, =20
    R14 (LR)
             0x000000DD
                               39
                                   stop2
                                         В
                                                   stop2
    R15 (PC)
             0x000001E6
                                  ; Instructions for case '1'
  ± ×PSR
             0x41000000
                                   Dest2 | ldr r0, =30
                               41
∄--- Banked
                               42
                                   stop3 B stop3
∄---- System
                                   : Instructions for case `2'
∃·····Internal
                                         ldr r0, =40
                               44
                                   Dest3
    Mode
             Thread
                               45
                                   stop4
                                         B stop4
    Stack
             MSP
                                  ; Instructions for case `3'
                               46
    States
             49
                               47
                                         B stop5
                                   stop5
             0.00000408
     Sec
                               48
                               49
                                             END
```


### **RORS**




Instruction	ROR
Function Syntax (UAL) Syntax (Thumb) Note	Rotate Right RORS <rd>, <rd>, <rm> ROR <rd>, <rm> ROR <rd>, <rm> Rd = Rd rotate right by Rm bits, last bit shifted out is copied to APSR.C, APSR.N and APSR.Z are also updated. Rd and Rm are low registers.</rm></rd></rm></rd></rm></rd></rd>

#### LSLS and LSRS

• For logical shift operations, the instructions are LSL (Figure 5.4) and LSR (Figure 5.5).





# Extraction of data value with W bits wide and P is the starting position

if we need to extract a bit field in a data value that is "W" bits wide, starting with bit positi "P" (LSB of the bit field), we can extract the bit field using the following instruction:

```
LSLS R0, R0, #(32-W-P); Remove un-needed topbits
LSRS R0, R0, #(32-W); Align required bits to bit 0
```

For example, if we need to extract an 8-bit-width bit field from bit 4 to bit 11 (Figure 6.9), can use this instruction sequence:

```
LSLS R0, R0, \# (32-8-4); Remove un-needed top bits
LSRS R0, R0, \# (32-8); Align required bits to bit 0
```




Figure 6.9: Bit field extract operation.

# Clearing the bits starting position P and width of the field being W

In a similar way, we can clear the bit field in a register by a few shift and rotate instructions (Figure 6.10):

RORS RO, RO, #4 ; Shift unneeded bit to bit 0
LSRS RO, RO, #8 ; Align required bits to bit 0
RORS RO, RO, #(32-8-4); store value to original position




Figure 6.10: Bit field clear operation.

## Extracting and Clearing the bits starting position P and width of the field being W

```
NOXUUUUUUUU E/FE
                                                                              OXUUUUUUUU
--- Core
                                          0x000001DA 0000
                                                                   MOVS
                                                                              r0,r0
                0xEEEEE00E
                                          0x000001DC EFCEEEE
                                                                   DCD
                                                                                             : ? Undefined
     R1
                0x000000004
     R2
                0x00000008
                                                               startup_NUC1xx.s
                                                                                   system NUC1xx.c
     R3
                0x00000014
                                               HALFWORD.asm
                                                                                                       l bics.asm
     R4
                0x000000000
                                                     PRESERVE8 ; Indicate the code here preserve ; 8 byte st
     R5
                0x00000000
                                            2
                                                     THUMB ; Indicate THUMB code is used
     R6
                0x000000000
                                                    AREA |.text|, CODE, READONLY
     R7
                0x000000000
                                                     EXPORT main ; Start of CODE area
                0x00000000
                                                  main
                0 \times 000000000
                                                     LDR RO. = 0xEEEEEfcE
     R10
                0 \times 000000000
                                                    LSLS RO, RO, #(32-8-4); Remove un-needed top bits
     R11
                0 \times 000000000
                                                    LSRS RO, RO, #(32-8); Align required bits to bit 0
     R12
                0 \times 000000000
                                                    LDR RO. = 0xEEEEEfcE
     R13 (SP)
                0x20000420
                                           10
                                                    MOVS r1, #04
     R14 (LR)
                0x000000DD
                                           11
                                                    MOVS r2,#08
     R15 (PC)
                0x000001D8
                                           12
                                                    MOVS r3, #20; 32-8-4
  ± ····· xPSR
                0xA1000000
                                           13
                                                     RORS RO, RO, R1; Shift unneeded bit to bit 0
--- Banked
                                           14
                                                    LSRS RO. RO. R2 ; Align required bits to bit 0
····· System
                                           15
                                                     RORS RO. RO. R3 ; store value to original position
Internal
                                                stop B stop
     Mode
                Thread
                                                     end
```

#### **ASR**

Instruction	ASR
Syntax (Thumb) Note	ASR <rd>, <rm>, #immed5 Rd = Rm &gt;&gt; immed5, last bit shifted out is copied to APSR.C, APSR.N and APSR.Z are also updated. Rd and Rm are low registers.</rm></rd>

When ASR is used, the MSB of the result is unchanged, and the Carry flag is updated using the last bit shifted out (Figure 5.3).






Figure 5.3:

#### **ASR**


```
PRESERVE8; Indicate the code here preserve
     ; 8 byte stack alignment
           THUMB ; Indicate THUMB code is used
         AREA |.text|, CODE, READONLY
       EXPORT main
     ; Start of CODE area
  main
     LDR r2,=0x00000080;
    ASRS r0,r2,#04
     LDR r2,=0x80000000;
     ASRS r0,r2,#04
stop B stop
   END
```






#### **LSLS**


```
PRESERVE8; Indicate the code here preserve
     ; 8 byte stack alignment
           THUMB ; Indicate THUMB code is used
         AREA |.text|, CODE, READONLY
       EXPORT main
     ; Start of CODE area
  main
            LDR r0,=0x80000001;
            LSLS r2,r0,#01
            LDR r0,=0x80000001;
            LSLS r2,r0,#02
stop B stop
            END
```







#### **LSRS**

```
PRESERVE8; Indicate the code here preserve
     ; 8 byte stack alignment
           THUMB ; Indicate THUMB code is used
         AREA |.text|, CODE, READONLY
       EXPORT main
     ; Start of CODE area
  main
            LDR r0,=0x80000001;
            LSRS r2,r0,#31
            LDR r0,=0x80000001;
            LSRS r2,r0,#30
stop B stop
  END
```






### **RORS**




Instruction	ROR
Function Syntax (UAL) Syntax (Thumb) Note	Rotate Right RORS <rd>, <rd>, <rm> ROR <rd>, <rm> ROR <rd>, <rm> Rd = Rd rotate right by Rm bits, last bit shifted out is copied to APSR.C, APSR.N and APSR.Z are also updated. Rd and Rm are low registers.</rm></rd></rm></rd></rm></rd></rd>

#### **RORS**


```
PRESERVE8; Indicate the code here preserve
     ; 8 byte stack alignment
          THUMB ; Indicate THUMB code is used
        AREA |.text|, CODE, READONLY
       EXPORT main
     ; Start of CODE area
  main
              LDR r0,=0x80000001;
              MOVS r2,#31;32-1
              RORS r0,r2
              LDR r0,=0x80000001;
              MOVS r2,#30
              RORS r0,r2
stop B stop
  END
```





## **BIC** (Logical Bitwise Clear)

Instruction	BIC
Function Syntax (UAL) Syntax (Thumb) Note	Logical Bitwise Clear  BICS <rd>, <rd>, <rm>  BIC <rd>, <rm>  Rd = AND(Rd, NOT(Rm)), APSR.N, and APSR.Z update.  Rd and Rm are low registers.</rm></rd></rm></rd></rd>



```
Core
   R0
               0x000001C5
   R1
               0xFF00FFFF
   R2
               0x00FF0000
   R3
               0x00000000
   R4
               0x00000000
   R5
               0x00000000
   R6
               0x00000000
   R7
               0x00000000
   R8
               0x00000000
   R9
               0x00000000
   R10
               0x00000000
   R11
               0x00000000
   R12
               0x00000000
   R13 (SP)
               0x20000420
   R14 (LR)
               0x000000DD
   R15 (PC)
               0x000001CC
±---xPSR
               0x81000000
Banked
System
Internal
   Mode
               Thread
   Stack
               MSP
   States
                41
   Sec
               0.00000342
```

```
C)UXUUUUUICC 22CU MUV5 r2,#UXCU
     15:
                  lsls r2,r2,#16
 0.000000168 0412
                      TOTO
                               -2 -2 416
                startup_NUC1xx.s system_NUC1xx.c bics.asm
   1 function.asm
          PRESERVE8 ; Indicate the code here preserve
      ; 8 byte stack alignment
                                     : Indicate THUMB code is used
                           THUMB
   4
                       AREA
                               |.text|, CODE, READONLY
                    EXPORT main
      : Start of CODE area
   8
   9
        main
  10
          ldr r1,=0xffffffff
  11
          movs r2, #0xff
  12
          lsls r2,r2,#16
  13
          bics r1, r1, r2
□ 14
          movs r2, #0xc0
  15
         lsls r2,r2,#16
  16
           orrs r1,r1,r2
  17
           str r1,[r0]
  18
      stop b stop
  19
            end
  20
```

