

Assignment 3


Inverter:




NOR2:




NAND2:



~((A+B)(C+D)):




Timing Diagram:



Assignment 4

Layout Design:



Waveform:

