4.5 Testing the new Risc V Pipelined Module

Before simulating it on our bubble sort developed in Task1, we have tested it on these instructions:

```
1 add x1, x2, x3
2 beq x5, x0, Exit
3 add x1, x2, x3
4 beq x0, x0, Finish
5 Exit:add x1, x1, x1
6 lw x2, 0(x4)
7 add x3, x1, x2
8 Finish: add x0, x0, x0
```

After coding this module, we tested it on the some test instructions which have been populated in the Instruction Memory Shown below:


```
module Instruction_Memory
  (
2
  input [63:0] Inst_Address,
  output reg [31:0] Instruction
  );
  reg[7:0] inst_mem [31:0];
  initial
  begin
  // 0x00000033
                                     Finish: add x0, x0, x0
                    add x0 x0 x0
  // 00000000 00000000 000000000 00110011
  inst_mem[31] = 8'b00000000;
11
  inst_mem[30] = 8'b00000000;
  inst_mem[29] = 8'b00000000;
  inst_mem[28] = 8'b00110011;
15
  // 0x002081b3
                    add x3 x1 x2
                                     add x3, x1, x2
16
  // 00000000 00100000 10000001 10110011
17
  inst_mem[27] = 8'b00000000;
18
  inst_mem[26] = 8'b00100000;
  inst_mem[25] = 8'b10000001;
   inst_mem[24] = 8'b10110011;
  // 0x00022103
                  1 \text{w} \times 2 \cdot 0 \times 4
                                     1w x2, 0(x4)
23
   // 000000 00000010 00100001 00000011
24
  // changing to ld
25
  // 000000 00000010 0 010 00010 0000011
  // 000000 00000010 0 011 00010 0000011
  // 000000 00000010 00110001 00000011
  inst_mem[23] = 8'b00000000;
  inst_mem[22] = 8'b00000010;
30
  inst_mem[21] = 8'b00100001;
31
  inst_mem[20] = 8'b00000011;
```


```
33
  // 0x001080b3
                    add x1 x1 x1
                                    Exit:add x1, x1, x1
34
   // 00000000 00010000 10000000 10110011
35
   inst_mem[19] = 8'b000000000;
   inst_mem[18] = 8'b00010000;
   inst_mem[17] = 8'b10000000;
38
   inst_mem[16] = 8'b10110011;
39
40
  // 0x00000863
                                     beq x0, x0, Finish
                    beq x0 x0 16
41
   // 00000000 00001000 01100011
42
  inst_mem[15] = 8'b00000000;
43
  inst_mem[14] = 8'b00000000;
   inst_mem[13] = 8'b00001000;
45
   inst_mem[12] = 8'b01100011;
46
47
                                     add x1, x2, x3
  // 0x003100b3
                    add x1 x2 x3
48
   // 00000000 00110001 00000000 10110011
49
  inst_mem[11] = 8'b00000000;
   inst_mem[10] = 8'b00110001;
   inst_mem[9] = 8'b00000000;
52
   inst_mem[8] = 8'b10110011;
53
54
  // 0x00028663
                    beq x5 x0 12
                                     beq x5, x0, Exit
55
   // 00000000 00000010 10000110 01100011
56
  inst_mem[7] = 8'b00000000;
57
  inst_mem[6] = 8'b00000010;
  inst_mem[5] = 8'b10000110;
   inst_mem[4] = 8'b01100011;
60
61
  // 0x003100b3
                    add x1 x2 x3
                                     add x1, x2, x3
62
   // 00000000 00110001 00000000 10110011
63
   inst_mem[3] = 8'b00000000;
64
   inst_mem[2] = 8'b00110001;
   inst_mem[1] = 8'b000000000;
   inst_mem[0] = 8'b10110011;
67
68
  end
69
  always @(Inst_Address)
70
71
   assign Instruction = {inst_mem[Inst_Address+3], inst_mem[Inst_Address
      +2], inst_mem[Inst_Address+1], inst_mem[Inst_Address]};
   end
   endmodule
```


Listing 21: Instruction memory to check for stall and flush


4.5.0.1 RESULTS

We have tested these instructions for 130ns.











				Final State	<u> </u>				
√ /tb/clk	1'h0								
/ /tb/reset	1'h0								
/b/new_risc/PC_Out	64'h00000000000	6 [64]h000000000000000000000000000000000000		164'h00000000000000014	164h00000000000000018	[64'h000000000000001c		164'h0000000000000000	20
v · · · - · -	32'h003100b3	3 I 32'h001080b3		132'h00022103	32'h002081b3	I 32'h000000033		, 3-11000000000000000000	
/ /tb/new_risc/im/Inst_A	64'h00000000000	6 [64'h000000000000000000000000000000000000		64'h0000000000000014	64'h0000000000000018	64'h0000000000000001c		164'h0000000000000000	20
	5'h00	5 (5'h00		5'h01	5'h04	5'h01		5'h00	
/tb/new_risc/rs2	5'h00	5 (5'h00		5'h01	5'h00	5'h02		5'h00	
/ /tb/new_risc/rd	5'h00	5 [5h10	[5]h00	5'h01	5'h02	5'h03		5'h00	
/tb/new_risc/imm_data	64'h00000000000	6 164'h0000000000000000	64'h00000000000000000	164h000000000000000001	64'h00000000000000000	64'h00000000000000003		64'h0000000000000000	00
/tb/new_risc/ReadData1	64'h00000000000	6 [64'h00000000000000000		64'h00000000000000007	64'h00000000000000005	64'h00000000000000007	,64'h00000	64'h0000000000000000	
/tb/new_risc/ReadData2	64'h00000000000	6 (64'h00000000000000000		64'h00000000000000007	64'h00000000000000000	64'h00000000000000003		64'h00000000000000000	00
/tb/new_risc/big1/Writ	64'hxxxxxxxxxxxx	6 (64'h00000000000000007		64'h00000000000000000			64'h00000000000000000e	64h0000000000000000)1
/tb/new_risc/big2/Writ	64'hxxxxxxxxxxxx	6 [64h00000000000000007		64'h00000000000000000			64'h00000000000000000	64'h00000000000000000	J 1
/tb/new_risc/ALU/a	64'h00000000000	6 (64'h00000000000000003	64'h00000000000000000		64'h00000000000000007	64'h00000000000000005	64'h00000000000000000		
<pre>/tb/new_risc/ALU/b</pre>	64'h00000000000	6 (64'h00000000000000004	(64'h00000000000000000		64'h00000000000000007	64'h00000000000000000	64h00000000000000005	64'h00000000000000000)1
👍 /tb/new_risc/ALU/Result	64'h00000000000	6 \$64'h00000000000000007	164h000000000000000000000000000000000000		64'h00000000000000000	64'h00000000000000005	64h0000000000000013	\$64'h000000000000000000000000000000000000)f
👍 /tb/new_risc/ALU/ZERO	1'h1								
👍 /tb/new_risc/ALU/GEQ	1'h1								
Memory ————									
/tb/new_risc/big1/Mem	64'h00000000000	6 (64'h00000000000000000				64'h0000000000000000e	64h00000000000000005	64'h0000000000000000	
// /tb/new_risc/big2/Mem	64'h00000000000	6 (64'h00000000000000000				64'h0000000000000000e	64h00000000000000005	64'h0000000000000000	
/tb/new_risc/dm/Data	8'h00 8'h00 8'h00	8'h00 8'h00 8'h00 8'h00 8'h00 8'h0	0 8'h00 8'h00 8'h00 8'h00 8'h00	8'h00 8'h00 8'h00 8'h00 8'h00	0 8'h00 8'h00 8'h00 8'h00 8'h00	3 8'h00 8'h00 8'h00 8'h00 8'h00	8'h00 8'h05 8'h00 8'h00 8'h00	8'h00 8'h00 8'h00 8'h00	8'h
<u>+</u> (63]	8'h00	8'h00							
± - → [62]	8'h00	8'h00							
⊕ - ♦ [61]	8'h00	8'h00							
÷- - [60]	8'h00	8'h00							
÷- (59)	8'h00	8'h00							
	8'h00	8'h00							
	8'h00	8'h00	 				 		
Now	300 ns	40 ns	50 ns	60 ns	70 ns	80 ns	90 ns	100 ns	
Cursor 1	2 ns								
			Tr: 1 T)-4- M	C1-1-				1








Major changes to be observed in the Resulting simulating wave is as follows:


+> [8]	64 h000000000000	640000000000	0000000							
<u>+</u>	64'h00000000000	64h000000000	8000000							
<u>+</u>	64'h00000000000	(64'h000000000	0000007							
<u>+</u> - /> [5]	64'h00000000000	(64'h000000000	0000000							
<u>+</u> > [4]	64'h00000000000	(64'h000000000	0000005							
<u>+</u> - /> [3]	64'h00000000000	(64'h000000000	0000004					64'h000000000	000000f	
<u>+</u> - /> [2]	64'h00000000000	(64'h000000000	0000003				64'h000000000	00000001		
 - [1]	64'h00000000000	(64'h000000000	0000000	64'h000000000	0000007	(64'h00	000000000000000000000000000000000000000	e		
<u>+</u>	64'h00000000000	(64'h000000000	0000000							
- Others										
/tb/new_risc/reset	1'h0	η								
A /th leave size IDC To	C A'L									


4.6 Simulation and Testing on Bubble Sort











18] 	8'h00	8'h00 8'h00														
16] 	8'h00 8'h00	8'h00 8'h00														
+ - / [14]	8'h00	8'h00														
+	8'h00 8'h02	8'h00 8'h04														
∔ - ♦ [11]	8'h00	8'h00														
10] 1-4 [9]	8'h00 8'h00	8'h00														
⁺ - ♦ [8]	8'h00	8'h00 8'h00														
.	8'h00	8'h00														
∔ - ♦ [5]	8'h00 8'h00	8'h00 8'h00														
+	8'h01	8'h05														
	8'h00 8'h00	8'h00 8'h00														
+ - ♦ [1]	8'h00	8'h00														
- Register	8'h00	8'h00														
/tb/new_risc/registers/Registers	64'h00000000000	64'b000000	00000000	20 64'h0000	000000000	01 64'h0000	000000000	01 64'h000	dooooooo	024 64'h000	000000000	001c 64'h00	000000000	0001b 64'h000	0000000000	0001a 64

Final Registers State

Memory Data - /w	/new_risc/registers/Registers ===	
0000001f	000000000000000000000000000000000000000	0000000000000001
0000001d	00000000000000001	0000000000000024
0000001b	000000000000001c	00000000000001b
00000019	0000000000000001a	0000000000000019
00000017	0000000000000018	0000000000000017
00000015	00000000000000016	0000000000000015
00000013	0000000000000014	0000000000000013
00000011	00000000000000012	0000000000000011
0000000f	00000000000000010	000000000000000f
D000000d	0000000000000000e	D000000000000000d
d000000b	00000000000000005	0000000000000004
00000009	00000000000000000	0000000000000000
00000007	00000000000000024	0000000000000005
00000005	00000000000000005	0000000000000005
00000003	00000000000000004	0000000000000003
00000001	00000000000000000	0000000000000000

