

## 4.5 Testing the new Risc V Pipelined Module

Before simulating it on our bubble sort developed in Task1, we have tested it on these instructions:

```
1 add x1, x2, x3
2 beq x5, x0, Exit
3 add x1, x2, x3
4 beq x0, x0, Finish
5 Exit:add x1, x1, x1
6 lw x2, 0(x4)
7 add x3, x1, x2
8 Finish: add x0, x0, x0
```

After coding this module, we tested it on the some test instructions which have been populated in the Instruction Memory Shown below:

```
1 module Instruction_Memory
2 (
3   input [63:0] Inst_Address,
4   output reg [31:0] Instruction
5 );
6 reg[7:0] inst_mem [31:0];
7 initial
8 begin
9   // 0x00000033    add x0 x0 x0    Finish: add x0, x0, x0
10  // 00000000 00000000 00000000 00110011
11  inst_mem[31] = 8'b00000000;
12  inst_mem[30] = 8'b00000000;
13  inst_mem[29] = 8'b00000000;
14  inst_mem[28] = 8'b00110011;
15
16  // 0x002081b3    add x3 x1 x2    add x3, x1, x2
17  // 00000000 00100000 10000001 10110011
18  inst_mem[27] = 8'b00000000;
19  inst_mem[26] = 8'b00100000;
20  inst_mem[25] = 8'b10000001;
21  inst_mem[24] = 8'b10110011;
22
23  // 0x00022103    lw x2 0(x4)      lw x2, 0(x4)
24  // 000000 00000010 00100001 00000011
25  // changing to ld
26  // 000000 00000010 0 010 00010 0000011
27  // 000000 00000010 0 011 00010 0000011
28  // 000000 00000010 00110001 00000011
29  inst_mem[23] = 8'b00000000;
30  inst_mem[22] = 8'b00000010;
31  inst_mem[21] = 8'b00100001;
32  inst_mem[20] = 8'b00000011;
```

```


33
34 // 0x001080b3    add x1 x1 x1    Exit:add x1, x1, x1
35 // 00000000 00010000 10000000 10110011
36 inst_mem[19] = 8'b00000000;
37 inst_mem[18] = 8'b00010000;
38 inst_mem[17] = 8'b10000000;
39 inst_mem[16] = 8'b10110011;
40
41 // 0x00000863    beq x0 x0 16    beq x0, x0, Finish
42 // 00000000 00001000 01100011
43 inst_mem[15] = 8'b00000000;
44 inst_mem[14] = 8'b00000000;
45 inst_mem[13] = 8'b00001000;
46 inst_mem[12] = 8'b01100011;
47
48 // 0x003100b3    add x1 x2 x3    add x1, x2, x3
49 // 00000000 00110001 00000000 10110011
50 inst_mem[11] = 8'b00000000;
51 inst_mem[10] = 8'b00110001;
52 inst_mem[9] = 8'b00000000;
53 inst_mem[8] = 8'b10110011;
54
55 // 0x00028663    beq x5 x0 12    beq x5, x0, Exit
56 // 00000000 00000010 10000110 01100011
57 inst_mem[7] = 8'b00000000;
58 inst_mem[6] = 8'b00000010;
59 inst_mem[5] = 8'b10000110;
60 inst_mem[4] = 8'b01100011;
61
62 // 0x003100b3    add x1 x2 x3    add x1, x2, x3
63 // 00000000 00110001 00000000 10110011
64 inst_mem[3] = 8'b00000000;
65 inst_mem[2] = 8'b00110001;
66 inst_mem[1] = 8'b00000000;
67 inst_mem[0] = 8'b10110011;
68
69 end
70 always @(Inst_Address)
71 begin
72 assign Instruction = {inst_mem[Inst_Address+3], inst_mem[Inst_Address
+2],inst_mem[Inst_Address+1],inst_mem[Inst_Address]};
73 end
74 endmodule

```


Listing 21: Instruction memory to check for stall and flush

4.5.0.1 RESULTS


We have tested these instructions for 130ns.




## Initial State




## Initial Data Memory State







Initial Registers State




## Final State




## Final Data Memory State








### Final Registers State




Major changes to be observed in the Resulting simulating wave is as follows:





## 4.6 Simulation and Testing on Bubble Sort

### Initial State




### Initial Data Memory State





Initial Registers State




## Final State

[illegible]

## Final Data Memory State

Memory Data - /tb/new\_risc/dm/DataMemory - Default

0000003f	00	00	00	00	00	00	00	00	00	00	00	00
00000033	00	00	00	00	00	00	00	00	00	00	00	00
00000027	00	00	00	01	00	00	00	00	00	00	00	02
0000001b	00	00	00	00	00	00	00	03	00	00	00	00
0000000f	00	00	00	04	00	00	00	00	00	00	00	05
00000003	00	00	00	00								





### Final Registers State

Memory Data - /tb/new_risc/registers/Registers			
0000001f	00000000000000000020	00000000000000000001	
0000001d	00000000000000000001	00000000000000000024	
0000001b	0000000000000000001c	0000000000000000001b	
00000019	0000000000000000001a	00000000000000000019	
00000017	00000000000000000018	00000000000000000017	
00000015	00000000000000000016	00000000000000000015	
00000013	00000000000000000014	00000000000000000013	
00000011	00000000000000000012	00000000000000000011	
0000000f	00000000000000000010	0000000000000000000f	
0000000d	0000000000000000000e	0000000000000000000d	
0000000b	00000000000000000005	00000000000000000004	
00000009	00000000000000000000	00000000000000000000	
00000007	00000000000000000024	00000000000000000005	
00000005	00000000000000000005	00000000000000000005	
00000003	00000000000000000004	00000000000000000003	
00000001	00000000000000000000	00000000000000000000	



# Computer Architecture Project Report

