I2C I

ECE 3710


I busted a mirror and got seven years bad luck, but my lawyer thinks he can get me five.

- Steven Wright

SPI: 3 wires for half-duplexTX/RX one2one communication (more wires for CS on shared bus) still serial Inter-integrated Circuit Interface (I2C): 2 wires for half-duplex one2many (no more wires) more complex this is the general trend

12C architecture

multiple devices on same bus:




more than one master(s):

control clock (generate)

2. control bus (initiate data TX/RX)

12C architecture

multiple devices on same bus:





I. do not initiate comm2. no direct comm. between slaves

each has unique address
controlled by master

12C architecture



open-drain w/pull-up

clock & data

1. default is logic one

2. any device (master or slave)

can bring low

stays low until released

note: devices open drain

I. initiate comm

(master)

2a. send addr

(which device to comm with)

2b. read or write

(direction of comm: master2slave or slave2master [TX or RX])

3. acknowledge request

(slave)

4.TX/RX data

5. acknowledge data

(recipient of data: master or slave)

6. 4--5 until all data TX'd/RX'd


7. stop/restart


(master)

all communication:

1.8-bit frames


2. MSB first






note: shaded means master action

2a. send addr





note: when slave TX last byte, master does not ack


(signal to slave: end of data)

D7\D6\D5\D4\D3\D2\D1\D0\

slave2master


5. acknowledge data


(recipient of data: master or slave)




TX of multiple bytes: (master2slave)


6.4--5 until all data TX'd






note: if master receiving, RESTART issued for additional TX/RX: w/o STOP





ex: master2slave


(master shaded, slave in white)



ex: slave2master

(master shaded, slave in white)

two bytes:




notice NACK after byte two

ex: slave2master then master2slave

(master shaded, slave in white)

two bytes:



notice NACK and RESTART after byte one

(no STOP)

Q:

I. clock too fast for slave?

2. multiple masters sending at same time?

I. clock stretching

slave holds clock line low until data TX/RX



master sets clock high (lets float) but must wait for it


remember: open drain

(any device can keep lines low w/o consent of others)

I. clock stretching

slave holds clock line low until data TX/RX

(delay 0->1 only)



master sequence (TX):

I. bring clock low

i.e. release clock 2. set data

3. wait

6. wait

4. set clock high

5. wait for clock high ←

this is where

slave can hold low


7. repeat/stop waiting if clock low

e.g. another master grabs bus

I. clock stretching

slave holds clock line low until data TX/RX

(delay 0->1 only)



master sequence (RX):

I. clock low

2. wait

4. clock high

5. wait for clock high

6. get data

7. wait

8. repeat/stop waiting clock low


this is where slave can hold low

2. multiple masters

I. different clocks2. line control

everything gets AND'd:

(beginning of comm)



note: master must check to see that it's still in control (master one)