Assembly II

ECE 3710

Never ascribe to malice, that which can be explained by incompetence.


- Napoleon Bonaparte

lab: ambivalent



do you speak binary?

mov R5,#0x25 mov R6,#0x34 add R7,R5,R6



from Keil assembler

```
00000000: F04F0525 mov R5,#0x25
00000004: F04F0634 mov R6,#0x34 .lst
00000008: EB050706 add R7,R5,R6
where op code. asm
```

Q: what can we glean from op code? registers? immediates?

from Keil assembler

```
0000000: F04F0525 mov R5,#0x25
```

00000004: F04F0634 mov R6, #0x34

00000008: EB050706 add R7,R5,R6

where op code. asm

Q: what can we glean from op code? registers? immediates?

A:

0xF04F indicates operation next is register number final is immediate value

see THUMB Instruction Set

.lst

directives: make the assembler do it (computer < human)

AREA sectionname{,attr}...; AREA foo, CODE, READONLY (RO code section)

come at beginning of assembly file


```
each can be referenced using
```

```
AREA sectionname{,attr}...; AREA foo,DATA,READWRITE (RW data section)
; use the following with AREA
{label} SPACE expr ; foo SPACE 123 (123 bytes of zero---allocate space
                   ; for variable)
{label} DCB expr{,expr}; foo DCB "foo", 0 (null terminated string)
{label} DCD expr{,expr}; foo DCD 1,2,3 (three words containing 1,2,3)
EXPORT symbol [attr{,type{,set}}{,SIZE=n}] ; EXPORT foo [DATA, SIZE=4]
                                            ;(global variable)
name EQU expr{, type} ;foo EQU 2 (foo=2---use for constants)
ALIGN {expr{,offset{,pad{,padsize}}}} ; ALIGN 2 (align code/data to
                                       ; half-word)
ARM/THUMB/THUMBX ; following instructions are ARM/Thumb/Thumb2
; required lines
END ; assembly file must end with END
ENTRY; if the program is called, it starts on this line
```


lingua franca


I. greek











*http://www.slate.com/articles/technology/technology/2012/01/
learn_to_program_make_a_free_weekly_coding_lesson_your_new_year_s_resolution_.html

alignment,

how data/code is accessed, e.g. 0×01234567

or what is boundary of piece of data/code?

tells the minimum size of data/code	alignment	data	addr (assume byte addressing)			
	byte	0x67 0x45 0x23 0x01	0x00 0x01 0x02 0x03			
	half-word	0×4567 0×0123	0×00 0×02			
	word	0x01234567 0x89ABCDEF	0×00 0×04			


valid memory addr of this form

Cortex-M3 instructions are half-word aligned; LDR & STR can access byte addr

ARM memory map


ARM has static memory map:

which addresses point to which things



memory map

static but devices don't have to use all:



TI LSM3S1968

unconditional branching

(a jump)

0000000: 6808

label1 LDR R0,[R1]

00000002: F1010104

ADD R1,#4

0000006: E7FB

B label1

goto label1

go +/- 32 MB w/one branch

Q: branch to 0x12345678?

what about outside of code space?

assembler directives may help

how branching is achieved

(assume only 16-bit instructions)

00000000 6808 00000002 F101 0104 00000006 E7FB label1 LDR R0,[R1]
ADD R1,#4
B_label1

this is an offset, relative to PC

assembler:

I. X:=addr. of label

2.Y:=addr. of B

3. offset = X-Y-4


(two's complement)

Thumb2: by the time branch can be executed PC has advanced by two

16-bit instructions

processor adds offset to PC

ARM, Thumb, and Thumb2



the ultimate guide to ARMv7-M (also the most painful) is the ARMv7-M Architecture Reference Manual

compiler directives:

THUMB = Thumb2

CODE 16 = Thumb

your/lecture board (Cortex-M3) doesn't support ARM/

16-bit Thumb2 instruction encoding

	15	14	13	12	11	10	9	8	/	б	5	4	3	2	1	U		
1	0	0	0	С)p	Offset5						Rs			Rd			
2	0	0	0	1	1	I	Ор	Rn	offs/	et3		Rs			Rd			
3	0	0	1	С)p	Rd				Offset8								
4	0	1	0	0	0	0		C)p			Rs		Rd				
5	0	1	0	0	0	1	1 Op H1 H2		F	Rs/H	S	Rd/Hd						
6	0	1	0	0	1	Rd			Word8									
7	0	1	0	1	L	B 0 Ro		Rb				Rd						
8	0	1	0	1	Н	S 1 Ro			Rb Rd			Rd						
9	0	1	1	В	L	Offset5					Rb			Rd				
10	1	0	0	0	L	Offset5					Rb		Rd					
11	1	0	0	1	L	Rd					Word8							
12	1	0	1	0	SP	Rd					Word8							
13	1	0	1	1	0	0	0	0	S SWord7									
14	1	0	1	1	L	1	0	R	Rlist									
15	1	1	0	0	L	Rb			Rlist									
16	1	1	0	1		Cond					Soffset8							
17	1	1	0	1	1	1	1	1	Value8									
18	1	1	1	0	0				Offset11									
19	1	1	1	1	Н	Offset						\dashv						
	15	14	13	12	11	10	9	8	8 7 6 5 4 3 2 1 0							0		

13 12 11 10

Move shifted register

Add/subtract

Move/compare/add /subtract immediate

ALU operations

Hi register operations /branch exchange

PC-relative load

Load/store with register offset

Load/store sign-extended byte/halfword

Load/store with immediate offset

Load/store halfword

SP-relative load/store

Load address

Add offset to stack pointer

Push/pop registers

Multiple load/store

Conditional branch

Software Interrupt

Unconditional branch


Long branch with link

assembly to bits


(what the assembler does)

src:THUMB Instruction Set

Thumb2 instructions: 16-bit



how do we calculate offset?




Thumb2 instructions: 16-bit

```
00000000 6808 label1 LDR R0,[R1]
00000002 F101 0104 ADD R1, #4
00000006 E7FB B label1
```

pipelining

three state pipeline:



Monday, September 9, 13

Thumb2 instructions: 16-bit

Cortex-M3 pipeline:

(three deep)

