Interrupts II

ECE 3710


In Vegas, I got into a long argument with the man at the roulette wheel over what I considered to be an odd number.

- Steven Wright

when an interrupt occurs

(uC is doing something)

interrupt here



each interrupt has own entry


- I. push state onto stack
- 2. uC looks up address of routine associated with that interrupt
- 3. PC set to that routine
 - 4. routine finishes:
 - original state restored

I--4 happens automatically


(less work for us)

context (state) switch





GPIOC ISR addr located here



end of interrupt service routine

(ISR): bx lr set to 0xF...F9 causes registers to be popped off

err..location of interrupts?

Vector address	Number	IRQ	ISR name in Startup.s
0x00000038	14	-2	PendSV_Handler
0x0000003C	15	-1	SysTick_Handler
0x00000040	16	0	GPIOPortA_Handler
0x00000044	17	1	GPIOPortB_Handler
0x00000048	18	2	GPIOPortC_Handler
0x0000004C	19	3	GPIOPortD_Handler
0x00000050	20	4	GPIOPortE Handler

these are hard coded

(i.e. memory(0x3C) should always have addr of SysTick ISR)

location of interrupts

first few words of Cortex M3 program:

top	of	stack

Address	Exception Number	Value (Word Size)		
0x00000000	_	MSP initial value		
0x00000004	1	Reset vector (program counter initial value)		
0x00000008	2	NMI handler starting address		
0x0000000C	3	Hard fault handler starting address		
		Other handler starting address		

sample program:

where your program

```
0x000 20000408 ;top of stack starts 0x004 00000101
```

0x100 F000B823 B.W

Start (0x000014A)

0x000014A <CODE HERE>

location of interrupts

and assembler/compiler puts its addr here

Startup.s:

```
RESET, CODE, READONLY
     AREA
                                          reserves one
     THUMB
                                        word for each
              Vectors
     EXPORT
Vectors
                                           Top of Stack
              StackMem + Stack
     -DCD
      DCD
                                           Reset Handler
             Reset Handler
     DCD
             NMI Handler
                                            NMI Handler
             HardFault Handler
     DCD
                                            Hard Fault Handler
             MemManage Handler
                                           MPU Fault Handler
     DCD
             BusFault Handler
                                           Bus Fault Handler
     DCD
             UsageFault Handler
     DCD
                                           Usage Fault Handler
     DCD
                                           Reserved
     DCD
                                           Reserved
              0
     DCD
                                           Reserved
     DCD
                                           Reserved
             SVC Handler
                                           SVCall Handler
     DCD
             DebugMon Handler
                                           Debug Monitor Handler
     DCD
                                           Reserved
     DCD
     DCD
             PendSV Handler
                                           PendSV Handler
              SysTick Handler
                                            SysTick Handler
     DCD
     DCD
             GPIOPortA Handler
                                           GPIO Port A
     DCD
             GPIOPortB Handler
                                           GPIO Port B
             GPIOPortC Handler
     DCD
                                           GPIO Port C
             GPIOPortD Handler
     DCD
                                           GPIO Port D
             GPIOPortE Handler.
                                           GPIO Port E
     DCD
                                              create function with name
```

Monday, October 21, 13

what can trigger interrupt?

```
we'll consider:
```

1. timer expiration (SysTick &GPTM)

2. peripherals (UART)

3. external events (GPIO)

to enable interrupt for event, set appropriate bit to 1

(good lucking finding bit)

1. timer interrupts (SysTick)



1. start at RELOAD (CURRENT=RELOAD)

2. count down to zero


(CURRENT--)

3. set COUNT=1

4. trigger interrupt

(15 put into IPSR)

5. goto '1.'



SysTick is special


note: COUNT needn't be reset:

I. timer keeps counting

2. further interrupts

1. timer interrupts (SysTick)

xPSR:



15 for SysTick

interrupt

number

serviced

being

to use SysTick interrupt

Address	31-24	23-17	16	15-3	2	1	0	Name
\$E000E010	0	0	COUNT	0	CLK_SRC	INTEN	ENABLE	NVIC_ST_CTRL_R
\$E000E014	0	24-bit RELOAD value					NVIC_ST_RELOAD_R	
\$E000E018	0	24-bit CURRENT value of SysTick counter					NVIC_ST_CURRENT_R	

=1

ex: 50% duty cycle

(SysTick as src, PD.0 as output)

```
;cortex m3 core peripherals (systick and nvic, e.g.)
M3CP EQU 0xE000E000
;bit band addr for port d, etc
PDO DATA B EQU 0x420E7F80
PD0 DIR B EQU 0x420E8000
PDO EN B EQU 0x420EA380
CLK PD B EQU 0x43FC210C
                             word in R/W memory
 AREA DATA, ALIGN=2
            4 ; records number of SysTick interrupts
CNT SPACE
              ; make sure the end of this section is
 ALIGN
aligned
          |.text|, CODE, READONLY, ALIGN=2
  AREA
  THUMB
         SysTick_Handler — need to explicitly define
  EXPORT
          Start
  EXPORT
                               ISR for SysTick interrupt
```

ex: 50% duty cycle

```
Start
                        (SysTick as src, PD.0 as output)
  ;port d init
  ;SysTick Init
  ldr R1,=M3CP
  ;1. stop timer
  mov R0,#0
  str R0,[R1,#0x10]
  ;2. set init value (RELOAD)
  ldr R0,=0xFF
  str R0, [R1, #0x14]
  ;3. clear current timer value (any write clears CURRENT)
  mov R0,#0
  str R0,[R1,#0x18]
  ;4. set options and start counting
  ; clk src=system clock
  ; inten=1 (trigger interrupt at timer expiration)
  ; enable=1 (start counting)
  mov R0,\#0x7; 0x7 = 0b111 (CLK SRC, INTEN, ENABLE)
  str R0,[R1,#0x10]
                                    expiration causes
loop
                                               interrupt
   b loop ; wait for interrupt
```

ex: 50% duty cycle

(SysTick as src, PD.0 as output)

```
must be same as
SysTick Handler
                               Startup.s
  ; toggle pin
  ldr R1, =PD0 DATA B
  ldr R0,[R1]
  mvn R0, R0
  str R0, [R1]
  ; increment counter
  ldr R1,=CNT
  ldr R0,[R1]
  add R0,#1
  str R0, [R1]
  bx LR
```

note:

I. location of ISR 2. stack 3. xPSR

your response?



interrupts are nearly as exciting

ex: 50% duty cycle in C

(SysTick as src, PD.0 as output)

global vars:

```
// m3 core peripherals base
unsigned char *M3CP = (unsigned char *) 0xE000E000;
// PD0 setup
// (chars at bb addr: take advantage of the fact
// that write to bb addr only writes lsb)
unsigned char PD0_DATA_B __attribute__((at(0x420E7F80)));
unsigned char PD0 DIR B attribute ((at(0x420E8000)));
unsigned char PD0_EN_B __attribute__((at(0x420EA380)));
unsigned char CLK PD B attribute__((at(0x43FC210C)));
// count the number of times systick isr called
unsigned int CNT = 0;
```

bit banding in C (it's not bool, so be careful)

ex: 50% duty cycle in C

(SysTick as src, PD.0 as output)

```
int main(void)
  SysTickInit();
  PD0Init();
  //could do other things, PD.0 now has 50% DC wave
 while(1);
                      again, as per Startup.s
         void SysTick Handler(void)
           PD0 DATA B = ~PD0 DATA B; //bitwise not
           CNT++;
```


you think C is easier...ha!



gew...

so many things can go wrong...

I. if ISR changes function variables, must be volatile
2. interrupt in middle of instruction execution
(say doing floating point ops)



3. stack overflow

4. non-reentrant functions

(functions that can't be interrupted: data i/o e.g.)

have to think about what can happen when interrupt occurs (disable, if necessary)

tips for ISR in C

The following rules should be followed when using interrupts.

- Every global variable that can be written to inside an ISR and that is accessed outside the ISR must be declared as **volatile**. This will ensure that the optimizer does not remove instructions relating to this variable.
- Disable interrupts whenever using data in a non-atomic way (i.e., accessing 64-bit/128-bit variables). Access to a variable is atomic when the processor cannot interrupt (with an ISR) storing and loading data to and from memory.
- Avoid calling functions from within an ISR. If you must do this, declare the function as reentrant which allocates all local variables in the function on the stack instead of in RAM.

http://www.maxim-ic.com/app-notes/index.mvp/id/3477

using interrupts:

1. set priorities
2. enable interrupts for
peripheral
3. write ISR
4. wait for IRQ

pending interrupts and priorities

Q: what if one interrupt is triggered while another is being serviced?

same or different source

pending interrupts and priorities

Q: what if one interrupt is triggered while another is being serviced?

same or different source


A: two things to think about

a. same interrupt

b. different interrupts


(w/ or w/o different priorities)

(how uC manages interrupts)



(how uC manages interrupts)

clearing pending status: I. write to NVIC




writing 1 to a bit clears pending flag for that interrupt

note: set pending will cause ISR to be executed


(how uC manages interrupts)

clearing pending status:

2. execution of ISR automatically clears



Q: what causes IRQ to go low?



A: the peripheral that caused it to go high

implies: aside from SysTick (because it's an internal peripheral), ISR must tell peripheral it has serviced interrupt


(how uC manages interrupts)

note IRQ can stay high after pending is low: so long as IRQ low before Interrupt request cleared by software Interrupt Request Interrupt **Pending Status** ISR ends Interrupt **Active Status** Interrupt returned Handler Mode Processor Thread Mode Mode

Q: what if IRQ still asserted after ISR exits?

(how uC manages interrupts)

Q: what if IRQ still asserted after ISR exits?




A: ISR is re-entered after it exits

Q: what if IRQ reasserted during ISR?

(how uC manages interrupts)

Q: what if IRQ reasserted during ISR?




A: ISR is re-entered after it exits

Q: what if IRQ asserted multiple times before ISR entered?

(how uC manages interrupts)

Q: what if IRQ asserted multiple times before ISR entered?



A: ISR entered only once