
#### a question:



...you know this can't be good




I2C III

ECE 3710

# I told my psychiatrist that everyone hates me. He said I was being ridiculous - everyone hasn't met me yet.

- Rodney Dangerfield

#### LM3S1968 burst TX example




#### LM3S1968 burst TX example


requires burst mode

(master doesn't give up line
or issue STOP/START)


write (master TX/TX):




w/o RESTART



#### gew...



take help wherever you can get it...



```
write to PCF8570-style RAM
I2C MEM WR
  ; 0. save return addr
                                          (one byte)
 push {LR}
                                                  this routine performs burst write
  ; 1. set slave addr and direction
                                                  procedure for writing to
  ldr R1,=I2C0
                                                  PCF8570-style RAM
  lsl R0,R12,#0x1
 str R0,[R1,#0x0]
                                                  R10: byte to write
                                                  RII: destination of byte
  ; 2. tx byte addr first (put data in tx reg)
  str R11,[R1,#0x8]
                                                  R I 2: slave addr
  ; 3. set master to burst mode
 mov R0, \#0x3; 0x3=0b11 (master remains in tx mode after tx)
  str R0,[R1,#0x4]
                                                  essentially: str R10,[R11]
  ; 4. poll busy bit (busy=1 then still tx)
                                                  (where memory is external)
 bl I2C0 POLL
  ; 5. now tx byte
  str R10,[R1,#0x8]
  ; 6. set master to single send mode
 mov R0, \#0x5; 0x5=0b101 (master goes idle after tx)
  str R0,[R1,#0x4]
  ; 7. poll busy bit
 bl I2C0 POLL
  ; 8. we're done: restore LR and return to main
 pop {LR}
```

bx LR


#### LM3S1968 burst RX example

really only have to give start addr; can read consecutive bytes

MLB930

memory word address

read (master TX/RX):



#### read from PCF8570-style RAM

(one byte)

this routine performs read procedure

for PCF8570-style RAM

R10: where we put

RII: addr of byte

R12: slave addr

essentially: Idr R10,[R11]

(where memory is external)

```
i2C_MEM_RD
; 0. save return addr
push {LR}
```

re-use I2C0\_TX:

R10: byte to write

R12: slave addr

; 1. tx addr of byte to grab mov R10,R11;TX addr of byte we want bl I2C0\_TX

re-use I2C0\_RX:

RIO: where to put byte

R I 2: slave addr

; 2. rx byte at addr in R11 from slave bl I2CO\_RX

; 3. we're done: restore LR and return to main pop {LR} bx LR

done w/I2C: just when you think you're getting ahead....



somebody hits you in the head with a fish

### DC Motors I

**ECE 3710** 


motor control:

I. speed


2. direction

#### dc motor


#### direction:



speed:




#### dc motor: direction



Q: how to set polarity? \*


don't want to have multiple supplies


#### dc motor: direction



#### dc motor: direction

# uC needn't drive h-bridge switches directly: (waste o' pins)






Q: why not optimal?

#### the lowly voltage divider...







Q: why not optimal? A:

I. no variable speed (w/o variable resistor)


2. wasted power



if T << I ← motor just sees average



## dc motor: speed (PWM)



reverse

stop

note: signal can't change

too fast for driver

(look at driver switching speed)

Tuesday, November 26, 13

really, almost any uC can do PWM

how-to generate PWM output:

I. GPIO + timer

2. dedicated module


a.makes complex, parallel PWM output easier

(especially for stepper motors)

b. frees up timer


Q: which method do we focus on?

#### Q: which method do we focus on?



A: dedicated module


#### LM3S1968 PWM modules



three modules, two pwm gen. per
 one 16-bit timer module
 count: down and up-then-down
 two comparators per module


(event happens when count=comparator value)

#### LM3S1968 PWM countdown mode



interrupts: zero,load,match a down, match b down

#### LM3S1968 PWM count up-then-down mode



interrupts: zero,load,match a up/down, match b up/down

#### LM3S1968 PWM events

# what should happen when COUNT=XX


#### bits in PWMxGENy:

- 0x0 Do nothing.
- 0x1 Invert the output signal.
- 0x2 Set the output signal to 0.
- 0x3 Set the output signal to 1.

#### PWM0 Generator A Control (PWM0GENA)

Base 0x4002.8000 Offset 0x060

Type R/W, reset 0x0000.0000




Tuesday, November 26, 13

#### LM3S1968 PWM events

# PWMA set to invert outputs when COUNT=CompAU/D

(ignores other events)

# PWMB set to invert outputs when COUNT=CompBU/D



Ia. enable GPIO clock

(RCGC2, p227)

Ib. enable PWM peripheral clock:

(RCGC0, p212)

2. pin config: alt func, and digital enable

(AFSEL, p307; DEN, p316)

3. disable PWM0, set count mode, updates

(CTL, p580)

4. set trigger actions

(GENA, p591)

5. set init pwm0 timer value (LOAD)

(LOAD, p587)

6. set CompA/B value


(CMPA/B, p589/90)

7. enable PWM0 timer and PWM output (CTL, p580 and ENABLE, p589)

note: each generator in a module uses the same timer value and comparator values

ex: 25% DC w/25 KHz period:


(PWMClk = SysClk = 12 MHz)




note: only need a single comparator

#### ex: 25% DC w/25 KHz period:

(PWMClk = SysClk = 12 MHz)



bits in PWMxGENy:



- 0x0 Do nothing.
- 0x1 Invert the output signal.
- 0x2 Set the output signal to 0.
- 0x3 Set the output signal to 1.

#### when:

a. COUNT=LOAD, output = I

b. COUNT= CompA, output = 0

#### timer and comparator values:

