I2C II


ECE 3710

I spilled spot remover on my dog...now he's gone.

- Steven Wright

12C architecture

multiple devices on same bus:




more than one master(s):

1. control clock 2. control bus (initiate data TX/RX)

12C architecture

multiple devices on same bus:





I. do not initiate comm2. no direct comm. between slaves

each has unique address
 controlled by master

12C architecture

shared bus:

open-drain

I. default is logic one
2. any device (master or slave)
can bring low
stays low until
released

I2C protocol:

I. initiate comm

(master)

2a. send addr

(which device to comm with)

2b. read or write

(direction of comm: master2slave or slave2master [TX or RX])

3. acknowledge request

(slave)

4.TX/RX data

5. acknowledge data

(recipient of data: master or slave)

6. 4--5 until all data TX'd/RX'd

7. stop/restart

(master)

all communication:


1.8-bit frames

2. MSB first

ex: slave2master then master2slave


(master shaded, slave in white)

two bytes:



notice NACK and RESTART after byte one

LM3S1968 I2C modules



two, independent
 master or slave

3. 100 Kbps (normal), 300 Kbps (fast) (others, too)

4. interrupts

5. multi-master support6. rx/tx modes: single & burst

tx/rx single byte

tx/rx multiple bytes w/o releasing line

notice: share GPIO pins

LM3S1968 I2C configuration

for master

I. enable I2C peripheral clock: (RCGC1, p218)

2. enable GPIO clock

(RCGC2, p227)

3. pin config: alt func, open drain, and digital enable (AFSEL, p307; ODR, p312; DEN, p316)

4. set as master


(MCR, p538)

5. set I2C clock rate (TPR, p532)

5. set I2C clock rate (TPR, p532)

(100e3 or 300e3)

LM3S1968 TX/RX example



if direction bit:

0: store byte sent
1:return stored byte

single RX/TX need to


read/write to device

one byte of RAM?




jokes on us: still have to interface it

LM3S1968 TX/RX example



LM3S1968 TX/RX example



LM3S1968 I2C single TX/RX

```
using polling:
```

I. put data in data register

(MDR, p5232)

2. select RX/TX single mode

(MCS, p529--30)

3.poll busy bit (if ==0 then RX/TX finished)

(MCS, p528)

bit zero of

MCS: bits represent diff things depending on read or write

half-duplex, only


MCS (read)

LM3S1968 I2C single TX Idle Write Slave Address to Sequence Repeated START: master takes **I2CMSA** may be omitted in a control of bus via START Single Master system Write data to **I2CMDR** I2CMSA[0] **I2CMCS[3:0]** Current **Description State** R/S **ACK STOP START** RUN Χ Χ 0 0 1 SEND operation (master remains in Master Transmit Read I2CMCS state). Χ Χ 1 0 0 STOP condition (master goes to Idle state). Χ Χ 1 SEND followed by STOP condition (master goes to Id 0 1 BUSBSY bit=0? state). 0 Χ 0 1 1 Repeated START condition followed by a SEND (master remains in Master Transmit state). YES Repeated START condition followed by SEND and STO 0 Χ 1 1 1 condition (master goes to Idle state). Master Write ---0-111 to Transmit Repeated START condition followed by a RECEIVE 0 0 1 **I2CMCS** 1 operation with a negative ACK (master goes to Maste Receive state). Read I2CMCS 1 0 1 1 1 Repeated START condition followed by a SEND and STOP condition (master goes to Idle state). Repeated START condition followed by RECEIVE 1 1 0 1 1 (master goes to Master Receive state). BUSY bit=0? 1 1 1 1 Illegal. NOP. All other combinations not listed are non-operations. YES MCS: NO ERROR bit=0? **Error Service** I. sets TX parameters YES

2. what master does after TX

(e.g. repeated TX w/o resending addr, RX, etc.)

Idle



LM3S1968 I2C single TX

```
I2C TX
    ; 0. save return addr
                                        this routine performs
 push {LR}
                                        single write procedure
  ; 1. set slave addr and direction
                                        R10: byte to write
 ldr R1,=I2C0
                                        R I 2: slave addr
 lsl R0,R12,#0x1
 str R0,[R1,#0x0]
  ; 2. tx byte
 str R10,[R1,#0x8]
  ; 3. set master to single tx mode
 mov R0, #0x7 ; 0x7=0b111 (master idles after tx)
 str R0,[R1,#0x4]
  ; 4. poll busy bit (busy=1 then still tx)
 bl I2C0 POLL
  ; 5. we're done: restore LR and return to main
 pop {LR}
 bx LR
```

LM3S1968 I2C single RX

```
I2C RX ←
                                          this routine performs
  ; 0. save return addr
 push {LR}
                                          single read procedure
  ; 1. set slave addr and direction
                                          R10: where byte is put
  ldr R1,=I2C0
                                          R I 2: slave addr
  str R0,[R1,#0x8]
  lsl R0,R12,#0x1
 orr R0,#1
  str R0,[R1,#0x0]
  ; 3. set master to single rx mode
 mov R0, #0x7 ; 0x7=0b111 (master idles after rx)
  str R0,[R1,#0x4]
  ; 4. poll busy bit (busy=1 then still tx)
 bl I2C0 POLL
  ; 5. rx byte
  ldr R10,[R1,#0x8]
  ; 5. we're done: restore LR and return to main
 pop {LR}
 bx T<sub>1</sub>R
```

LM3S1968 I2C busy bit

same for RX/TX

(i.e. = 1 if RXing or TXing)

3. error in RX/TX


```
one polling routine for both RX/TX:
```

```
I2CO POLL
  ; R0: tmp
  ; R1: base addr of I2C0
  ldr R0,[R1,\#0x4]; busy bit
  ands R0,#1 ;(Z=1 if result is zero)
  bne I2C0 POLL ; (branch if Z=0)
  bx LR
                      interrupts (master):
                           I. RX/TX complete
                             2. arbitration lost
```

In your own words. Do you have your own words? Personally, I'm using the ones that everyone else has been using.

- George Carlin

LM3S1968 burst TX example



Just another I2C device, right? Config no problem...




LM3S1968 burst TX example

requires burst mode

(master doesn't give up line
or issue STOP/START)


write (master TX/TX):



Is it I2C?



we need more config options




```
write to PCF8570-style RAM
I2C MEM WR
  ; 0. save return addr
 push {LR}
                                                  this routine performs burst write
  ; 1. set slave addr and direction
                                                  procedure for writing to
  ldr R1,=I2C0
                                                  PCF8570-style RAM
  lsl R0,R12,#0x1
 str R0,[R1,#0x0]
                                                  R10: byte to write
                                                  RII: destination of byte
  ; 2. tx byte addr first (put data in tx reg)
  str R11,[R1,#0x8]
                                                  R I 2: slave addr
  ; 3. set master to burst mode
 mov R0, \#0x3; 0x3=0b11 (master remains in tx mode after tx)
  str R0,[R1,#0x4]
                                                  essentially: str R10,[R11]
  ; 4. poll busy bit (busy=1 then still tx)
                                                  (where memory is external)
 bl I2C0 POLL
  ; 5. now tx byte
 str R10,[R1,#0x8]
  ; 6. set master to single send mode
 mov R0, \#0x5; 0x5=0b101 (master goes idle after tx)
  str R0,[R1,#0x4]
  ; 7. poll busy bit
 bl I2C0 POLL
  ; 8. we're done: restore LR and return to main
 pop {LR}
 bx LR
```


LM3S1968 burst RX example

really only have to give start addr; can read consecutive bytes





slave stops when it receives no ACK/master sets STOP



read from PCF8570-style RAM

this routine performs read procedure for PCF8570-style RAM

R10: where we put

RII: addr of byte

R12: slave addr

essentially: Idr R10,[R11]

(where memory is external)

```
; 0. save return addr
push {LR}
; 1. tx addr of byte to grab
mov R10,R11;TX addr of byte we want
```

re-use I2C0_TX:

R10: byte to write

R12: slave addr

mov R10,R11;TX addr of byte we want bl I2C0_TX

re-use I2C0_RX:

RIO: where to put byte

R I 2: slave addr

; 2. rx byte at addr in R11 from slave bl I2CO_RX

; 3. we're done: restore LR and return to main pop {LR} bx LR