LCD Interfacing II

ECE 3710

how we write

two write functions:

I. command: which memory we write to and where

2. data: what is written

to interface with LCD

two step process (both writes):

I. which memory location to write to (command)

2. what location should be set to (data)

how to think about LCD: Parallel

a device with two kinds of memory (location+data):

I. configuration

2. graphic/display

/CS /WR /RD 6/18 pins (can use fewer)

Q: how do we let this thing know what bits on DATA pins mean?

note: '/' denotes

active-low

(to set line should be logic low)

I. LCD: configuration

(8 bits = 8 lines)

what should go out on DATA pins ← how to send config values (dat):

									Н	ardwa	are pir	าร							
Interface	Cycle	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
18 bits		IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	Χ	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0	Х
16 bits		IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8		IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0	
9 bits	1 st										IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	Х
9 Dits	2 nd										IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0	Х
8 bits	1 st										IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	
o bits	2 nd										IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0	

Remark:

X

Don't care bits

Not connected pins

Ist: DATA[7:0] = IB[15:8]


2nd: DATA[7:0] = IB[7:0]

remember: DATA is port/pins on uC (no need to use D0)

I. LCD: configuration

(8 bits = 8 lines)

note: cmd follows same form for DATA pins:



									Н	ardwa	are pir	าร							
Interface	Cycle	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
18 bits		IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	Χ	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0	Х
16 bits		IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8		IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0	
9 bits	1 st										IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	Х
9 Dits	2 nd										IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0	Х
8 bits	1 st										IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	
o bits	2 nd										IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0	

Remark:

Х

Don't care bits

Not connected pins


Ist: DATA[7:0] = IB[15:8]

2nd: DATA[7:0] = IB[7:0]

remember: DATA is port/pins on uC (no need to use D0 for our config)


Q: what is an LCD?

A: bunch of RGB pixels



you have 320

note: sometimes we divide LCD into columns and controllers to make it updating LCD easier/faster



use numbers to denote shade of red, green, blue

8-bits each for of R,G,B => 24 bits =>2^24 colours

SSD I 298: specs

16-bit colour:

$$R = 5$$
 bits
 $G = 6$ bits
 $B = 5$ Bits

 $=16 => 2^{16}=65k$ colours

resolution:

```
set every pixel to Color:
```

```
void LCD Clear( unsigned short Color )
    unsigned int i;
                                           notice: only call
    LCD SetCursor(0,0);
                                            writeCmd once
    writeCmd(0x0022); <
                                               for multiple
    for( i=0; i < MAX X*MAX Y; <math>i++ )
                                                - writeDat
         writeDat(Color);
           procedure:
                 I. select pixel
                                        would seem to violate cmd
                                          for every dat principle
           2. write RGB value
```

where the next write to graphics memory should go

RAM address set (R4Eh-R4Fh)

Reg#	R/W	DC	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
R4Eh	W	1	0	0	0	0	0	0	0	0	XAD7	XAD6	XAD5	XAD4	XAD3	XAD2	XAD1	XAD0
N4EII	P	OR	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R4Fh	W	1	0	0	0	0	0	0	0	YAD8	YAD7	YAD6	YAD5	YAD4	YAD 3	YAD 2	YAD 1	YAD 0
N4FII	P	OR	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

XAD[7:0]: Make initial settings for the GDDRAM X address in the address counter (AC).

YAD[8:0]: Make initial settings for the GDDRAM Y address in the address counter (AC).

graphics memory: (p68)

_	_														
RL=1	S0	S1	S2	S3	S4	S5	S6	S7	S8	 S714	S715	S716	S717	S718	S719
RL=0	S719	S718	S717	S716	S715	S714	S713	S712	S711	 S5	S4	S3	S2	S1	S0
BGR=0	R	G	В	R	G	В	R	G	В	 R	G	В	R	G	В
BGR=1	В	G	R	В	G	R	В	G	R	 В	G	R	В	G	R
TB=0															

Vertical address

	_							aaaio
TB=1	TB=0							
G0	G319	0000H,0000H	0000H, 0001H	0000H, 0010H		0000H, 00EEH	0000H, 00EFH	0
G1	G318	0001H,0000H	0001H, 0001H	0001H, 0010H		0001H, 00EEH	0001H, 00EFH	1
G2	G317	0010H,0000H	0010H, 0001H	0010H, 0010H		0010H, 00EEH	0010H, 00EFH	2
G3	G316	0011H,0000H	0011H, 0001H	0011H, 0010H		0011H, 00EEH	> 0011H, 00EFH	3
G4	G315	0100H,0000H	0100H, 0001H	0100H, 0010H	<u></u>	0100H, 00EEH	0100H, 00EFH	4
				•				
			\each is	s a pixe	٠,			
					·			
G316	G3	013CH, 0000H	013CH, 0001H	013CH, 0010H		013CH, 00EEH	013CH, 00EFH	316
G317	G2	013DH, 0000H	013DH, 0001H	013DH, 0010H		013DH, 00EEH	013DH, 00EFH	317
G318	G1	013EH, 0000H	013EH, 0001H	013EH, 0010H		013EH, 00EEH	013EH, 00EFH	318
G319	G0	013FH, 0000H	013FH, 0001H	013FH, 0010H		013FH, 00EEH	013FH, 00EFH	319

Horizontal address 0 1 2 ... 238 239

Remark: The address is in 00xxH,0yyyH format, where yyy is the vertical address and xx is the horizontal address




```
select pixel(123,210):
```

```
x:cmd = 0x004E
```

dat = 0x007B

y:cmd = 0x004F

dat = 0x00D2



WD[17:0]: Transforms all the GDDRAM data into 18-bit, and writes the data. Format for transforming data into 18-bit depends on the interface used. SSD1289 selects the grayscale level according to the GDDRAM data. After writing data to GDDRAM, address is automatically updated according to AM bit and ID bit. Access to GDDRAM during stand-by mode is not available.

2. LCD: graphics data (16 bit)

what should go out on DATA pins
RGB values (dat):

				Hardware pins D17 D16 D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0																
Interface	Color mode	Cycle	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D 5	D4	D3	D2	D1	D0
18 bits	262k		R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	B3	B2	B1	B0
		1 st	R5	R4	R3	R2	R1	R0	Х	Х		G5	G4	G3	G2	G1	G0	Х	Χ	
		2 nd	B5	B4	В3	B2	B1	B0	Х	Х		R5	R4	R3	R2	R1	R0	Х	Х	
		3 rd	G5	G4	G3	G2	G1	G0	Х	Х		B5	B4	В3	B2	B1	B0	Х	Χ	
16 bits	262k	1 st	R5	R4	R3	R2	R1	R0	Х	Х		G5	G4	G3	G2	G1	G0	Х	Χ	
10 bits		2 nd	Х	Х	Х	Х	Х	Х	Х	Х		B5	B4	В3	B2	B1	B0	Х	Χ	
		1 st	R5	R4	R3	R2	R1	R0	Х	Х		G5	G4	G3	G2	G1	G0	Х	Χ	
		2 nd	B5	B4	В3	B2	B1	B0	Х	Х		Х	Х	Х	Х	Х	Χ	Х	Х	
	65k		R4	R3	R2	R1	R0	G5	G4	G3		G2	G1	G0	B4	В3	B2	B1	B0	
9 bits	262k	1 st										R5	R4	R3	R2	R1	R0	G5	G4	G3
9 Dits	ZUZK	2 nd										G2	G1	G0	B5	B4	B3	B2	B1	В0
		1 st										R5	R4	R3	R2	R1	R0	Х	Χ	
	262k	2 nd										G5	G4	G3	G2	G1	G0	Х	Χ	
8 bits		3 rd										B5	B4	В3	B2	B1	B0	Х	Χ	
	65k	1 st										R4	R3	R2	R1	R0	G5	G4	G3	
	USK	2 nd										G2	G1	G0	B4	B3	B2	B1	B0	

Remark:

X

Don't care bits
Not connected pins

DATA[7:0] = D[8:1]DATA[15:8] = D[17:10]

still

still only sending 16 bits as two pins not connected

2. LCD: graphics data (8 bit)

what should go out on DATA pins
RGB values (dat):

											На	ırdwa	re pi	ns							
	Interface	Color mode	Cycle	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D 5	D4	D3	D2	D1	D0
	18 bits	262k		R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	B3	B2	B1	B0
			1 st	R5	R4	R3	R2	R1	R0	Χ	Х		G5	G4	G3	G2	G1	G0	Χ	Χ	
			2 nd	B5	B4	В3	B2	B1	B0	Χ	Х		R5	R4	R3	R2	R1	R0	Χ	Χ	
			3 rd	G5	G4	G3	G2	G1	G0	Χ	Х		B5	B4	В3	B2	B1	B0	Χ	Χ	
fou lob	16 bits	262k	1 st	R5	R4	R3	R2	R1	R0	Х	Х		G5	G4	G3	G2	G1	G0	Χ	Χ	
for lab	10 5113		2 nd	Х	Х	Х	Χ	Χ	Х	Χ	Х		B5	B4	В3	B2	B1	B0	Χ	Χ	
(no need to			1 st	R5	R4	R3	R2	R1	R0	Х	Х		G5	G4	G3	G2	G1	G0	Х	Х	
connect D0			2 nd	B5	B4	В3	B2	B1	B0	Х	Х		Χ	Χ	Х	Х	Х	Х	Х	Х	
		65k		R4	R3	R2	R1	R0	G5	G4	G3		G2	G1	G0	B4	В3	B2	B1	B0	
[only use 8 pins])	9 bits	262k	1 st										R5	R4	R3	R2	R1	R0	G5	G4	G3
8 pins1)	3 5113	ZOZK	2 nd										G2	G1	G0	B5	B4	В3	B2	B1	B0
- 1 1/			1 st										R5	R4	R3	R2	R1	R0	Χ	Χ	
		262k	2 nd										G5	G4	G3	G2	G1	G0	Χ	Χ	
	8 bits		3 rd										B5	B4	В3	B2	B1	B0	Х	Х	
		≯ 65k	1 st										R4	R3	R2	R1	R0	G5	G4	G3	
		UJK	2 nd										G2	G1	G0	B4	B3	B2	B1	B0	

Remark:

X

Don't care bits

Not connected pins

Ist: DATA[7:0] = D[8:1]

2nd: DATA[7:0] = D[8:1]

```
void LCD Clear( unsigned short Color )
{
    unsigned int i;
                                        notice: only call
    LCD SetCursor(0,0);
                                        writeCmd once
    writeCmd(0x0022);
                                           for multiple
    for( i=0; i < MAX X*MAX Y; <math>i++ )
                                             -writeDat
        writeDat(Color);
```

note: cmd=0x0022 tells LCD that all subsequent dat is RGB values

cmd=0x0022 tells LCD that all subsequent dat is RGB values

GRAM x,y position must auto update after each write to GRAM

Entry Mode (R11h) (POR = 6830h)

R/\	W	DC	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
W	/	1	VSMode	DFM1	DFM0	TRANS	OEDef	WMode	DMode1	DMode0	TY1	TY0	ID1	ID0	AM	LG2	LG1	LG0
	PO	R	0	1	1	0	1	0	0	0	0	0	1	1	0	0	0	0


ff ff controls what auto update does

assuming:

- I.writeCmd(0x0022);
- 2. each writeDat(...);

updates GRAM set addr

according to ID,AM



2. increment pos 3. goto 1

I. write colour

Interrupts

ECE 3710

It doesn't matter what temperature the room is, it's always room temperature.

- Steven Wright

```
examples of polling (waiting on):
```

serial transmission

```
timer expiration
ldr R0,[R1,#0x1C]
ands R0,#0x1
beq wait
while(UARTO_STAT == 0x30);
```

a little polling is OK...not this, though:



interrupts: a better way...



interrupts
interrupt controller

polls devices for uC, lets it know when devices 'ready'


uC can do other stuff

each has own 'interrupt'

when an interrupt occurs

(uC is doing something)

interrupt here



each interrupt has own entry

- I. push state onto stack
- 2. uC looks up address of routine associated with that interrupt
- 3. PC set to that routine
 - 4. routine finishes:
 - original state restored

I--4 happens automatically

(less work for us)

some interrupt sources

interrupt service routines (ISR)

what happens when interrupt occurs


Vector address	Number	IRQ	ISR name in Startup.s
0x00000038	14	-2	PendSV_Handler
0x0000003C	15	-1	SysTick_Handler
0x00000040	16	0	GPIOPortA_Handler
0x00000044	17	1	GPIOPortB_Handler
0x00000048	18	2	GPIOPortC_Handler
0x0000004C	19	3	GPIOPortD_Handler
0x00000050	20	4	GPIOPortE Handler
L			

contains address of your ISR code

context (state) switch

GPIOC ISR addr





end of interrupt service routine

(ISR): bx lr set to 0xF...F9 causes registers to be popped off