Architecture III

ECE 3710

May the forces of evil become confused on the way to your house.


- George Carlin

32-bit example of program execution

Actual ARM® Cortex™-M3 processor	Simplified processor
Sometimes 8-, 16-, 32-bit access	All opcode accesses are aligned 16-bit
Special case for unaligned access	All data accesses are aligned 32-bit
Instruction queue enhances speed	Simple fetch-execute sequence
Fetches op codes for later execution	Fetches op codes for immediate execution
Fetches op codes that are never executed	Fetched op codes are always executed
Five buses with simultaneous accessing	One shared bus
Harvard architecture	Von Neumann architecture

characteristics of modern processor (except Harvard)

Friday, September 6, 13




IR: instruction being executed

R: instr; data (EAR); stack


W: data (EAR); stack

R: addr. 0x2000.0000 contains 0x123456789




R flag set; processor sends out addr
 ram gets request; sends data at address along bus to processor

W: 0x11223344 to addr. 0x2000.0004



I.W flag set; processor sends out addrand data along appropriate buses2. ram gets data and addr; data stored at address

execution: R/W from memory



Phase	Function	R/W	Address	Comment
1	Op code fetch	read	PC	Put op code into IR
2	Decode instruction	none		Increment PC by 2 or by 4
3	Evaluation address	none		Determine EAR
4	Data read	read	SP, EAR	Data passes through ALU,
5	Free cycle			ALU operations
6	Data store	write	SP, EAR	Results stored in memory


Assembly I

ECE 3710

If toast always lands butter-side down, and cats always land on their feet, what happens if you strap toast on the back of a cat and drop it?

- Steven Wright

anatomy of an assembly instruction




[] => optional

details of Cortex M3 assembly


this is complicated:

- I. each instruction has many options
- 2. a mix of 32- and 16-bit instructions


speed:



code density:



complexity inspires this:



???:

<op>{size} Rd, [Rn, +/-Rm {, <opsh>}]{!}

key to THUMB2 instructions:

```
Ra Rd Rm Rn Rt: represent 32-bit registers
            any 32-bit value: signed, unsigned, or address
value:
            if S is present, instruction will set condition codes
{S}:
#im12:
            any value from 0 to 4095
#im16:
            any value from 0 to 65535
            if Rd is present Rd is destination, otherwise Rn
{Rd,}:
#n:
            any value from 0 to 31
#off:
            any value from -255 to 4095
label:
            any address within the ROM of the microcontroller
            the value generated by <op2> (the flexible operator)
op2:
```

clear, eh?

a substantial number of you?



don't leave me now... it will get better

combing ARM keywords

example:

 $ADD\{COND\}\{S\} \{Rd, \} Rn, \#imm12 ; Rd = Rn + \#imm12$

mnemonic

talk more about these later


(focus on just mnemonic)

you will want a reference

(print PDF and keep with you)

what are registers and ram?

dedicated:



putting/moving something to register or memory

```
mov R0, \#0xA; R0 = 0xA
LDR R1,=0x20000000; R1 = 0x20000000
                      ; (this is a pseudo-instruction,
                      ; use for >#im16)
STR R0, [R1]; R0 in what R1 points at:
              ; mem (0x2000000) = R0 = 0xA
STR R0, [R1, \#0x18]; R0 in what R1 + 0x18
                    ;points at:
                     ; mem (0x20000018) = 0xA
LDR R3, [R1]; R3 = mem(0x20000000)
MVN R0,#0x0 ; R0 = 0xFFFFFFFF
```

case insensitive, pay attention to spaces...also there's more

	· ,			l			
Move	Move		MOV{S} Rd, <operand2></operand2>	N Z	С	Rd := Operand2 See also Shift instructions	N
data	NOT		MVN{S} Rd, <operand2></operand2>	ΝZ	C	Rd := 0xFFFFFFF EOR Operand2	N
	top	T2	MOVT Rd, # <imm16></imm16>			Rd[31:16] := imm16, Rd[15:0] unaffected, imm16 range 0-65535	
	wide	T2	MOV Rd, # <imm16></imm16>			Rd[15:0] := imm16, Rd[31:16] = 0, imm16 range 0-65535	
	40-bit accumulator to register	XS	MRA RdLo, RdHi, Ac			RdLo := Ac[31:0], RdHi := Ac[39:32]	
	register to 40-bit accumulator	XS	MAR Ac, RdLo, RdHi			Ac[31:0] := RdLo, Ac[39:32] := RdHi	
	•		•			· ————————————————————————————————————	

Single data item loads and stores		§	Assembler	Action if <op> is LDR</op>	Action if <op> is STR</op>	Notes
Load	Immediate offset		<op>{size}{T} Rd, [Rn {, #<offset>}]{!}</offset></op>	Rd := [address, size]	[address, size] := Rd	1, N
	Post-indexed, immediate		<op>{size}{T} Rd, [Rn], #<offset></offset></op>	Rd := [address, size]	[address, size] := Rd	2
word, byte or halfword	Register offset		<pre><op>{size} Rd, [Rn, +/-Rm {, <opsh>}]{!}</opsh></op></pre>	Rd := [address, size]	[address, size] := Rd	3, N
or nanword	Post-indexed, register		<pre><op>{size}{T} Rd, [Rn], +/-Rm {, <opsh>}</opsh></op></pre>	Rd := [address, size]	[address, size] := Rd	4
	PC-relative		<op>{size} Rd, <label></label></op>	Rd := [label, size]	Not available	5, N
Load or store	Immediate offset	5E	<pre><op>D Rd1, Rd2, [Rn {, #<offset>}]{!}</offset></op></pre>	Rd1 := [address], Rd2 := [address + 4]	[address] := Rd1, [address + 4] := Rd2	6, 9
doubleword	Post-indexed, immediate	5E	<op>D Rd1, Rd2, [Rn], #<offset></offset></op>	Rd1 := [address], Rd2 := [address + 4]	[address] := Rd1, [address + 4] := Rd2	6, 9
	Register offset	5E	<pre><op>D Rd1, Rd2, [Rn, +/-Rm {, <opsh>}]{!}</opsh></op></pre>	Rd1 := [address], Rd2 := [address + 4]	[address] := Rd1, [address + 4] := Rd2	7, 9
	Post-indexed, register	5E	<pre><op>D Rd1, Rd2, [Rn], +/-Rm {, <opsh>}</opsh></op></pre>	Rd1 := [address], Rd2 := [address + 4]	[address] := Rd1, [address + 4] := Rd2	7, 9
	PC-relative	5E	<pre><op>D Rd1, Rd2, <label></label></op></pre>	Rd1 := [label], Rd2 := [label + 4]	Not available	8, 9

Other memory operations		§	Assembler	Action	Notes
Load multiple	Block data load LDM {		LDM{IA IB DA DB} Rn{!}, <reglist-pc></reglist-pc>	Load list of registers from [Rn]	N, I
	return (and exchange)		LDM{IA IB DA DB} Rn{!}, <reglist+pc></reglist+pc>	Load registers, PC := [address][31:1] (§ 5T: Change to Thumb if [address][0] is 1)	I
	and restore CPSR		LDM{IA IB DA DB} Rn{!}, <reglist+pc>^</reglist+pc>	Load registers, branch (§ 5T: and exchange), CPSR := SPSR. Exception modes only.	I
	User mode registers		LDM{IA IB DA DB} Rn, <reglist-pc>^</reglist-pc>	Load list of User mode registers from [Rn]. Privileged modes only.	I
Рор			POP <reglist></reglist>	Canonical form of LDM SP!, <reglist></reglist>	N
Load exclusive	Semaphore operation	6	LDREX Rd, [Rn]	Rd := [Rn], tag address as exclusive access. Outstanding tag set if not shared address. Rd, Rn not PC.	
	Halfword or Byte	6K	LDREX{H B} Rd, [Rn]	Rd[15:0] := [Rn] or Rd[7:0] := [Rn], tag address as exclusive access. Outstanding tag set if not shared address. Rd, Rn not PC.	
	Doubleword	6K	LDREXD Rd1, Rd2, [Rn]	Rd1 := [Rn], Rd2 := [Rn+4], tag addresses as exclusive access Outstanding tags set if not shared addresses. Rd1, Rd2, Rn not PC.	9
Store multiple	Push, or Block data store		STM{IA IB DA DB} Rn{!}, <reglist></reglist>	Store list of registers to [Rn]	N, I
	User mode registers		<pre>STM{IA IB DA DB} Rn{!}, <reglist>^</reglist></pre>	Store list of User mode registers to [Rn]. Privileged modes only.	I
Push			PUSH <reglist></reglist>	Canonical form of STMDB SP!, <reglist></reglist>	N
Store	Semaphore operation	6	STREX Rd, Rm, [Rn]	If allowed, [Rn] := Rm, clear exclusive tag, Rd := 0. Else Rd := 1. Rd, Rm, Rn not PC.	
exclusive	Halfword or Byte	6K	STREX{H B} Rd, Rm, [Rn]	If allowed, [Rn] := Rm[15:0] or [Rn] := Rm[7:0], clear exclusive tag, Rd := 0. Else Rd := 1 Rd, Rm, Rn not PC.	
	Doubleword	6K	STREXD Rd, Rm1, Rm2, [Rn]	If allowed, [Rn] := Rm1, [Rn+4] := Rm2, clear exclusive tags, Rd := 0. Else Rd := 1 Rd, Rm1, Rm2, Rn not PC.	9
Clear exclusive		6K	CLREX	Clear local processor exclusive tag	С

know by Monday

adding something to a register

```
;ADD Rn, #imm12
ADD R0, #0xA
;ADD Rd, Rn, #imm12
ADD R3, R0, #0x2; R3 = R0+0x2
; ADD Rd, Rn, <op2>
...
```

<op2>: the flexible second operator

ASR,LSL,LSR,ROR,RRX

can take on these forms:

- I. register (with or without a shift)
- 2. constant produced by (not) shifting

```
#imm8 (assembler does this for you)
```

- 4. constant: 0xXY00XY00
- 5. constant: 0xXYXYXYXY

addition and <op2>

```
register, without shift
; ADD Rd Rn <op2>
ADD R2,R0,R1; R2 = R0 + R1
ADD R4,R0,#0x20000000; R4=R0+#0x2000000
ADD R5, R0, R1, LSL #1; R5 = R0 + 2*R1
              register, with shift
                                  #imm8 w/shift
```

store result in R0
$$20$$

$$Q: x^2*(y+z) = ?$$

$$10$$

write assembly to calculate this