
Interrupts IV

ECE 3710


I remember the time I was kidnapped and they sent back a piece of my finger to my father. He said he wanted more proof.

- Rodney Dangerfield

ex: alarm system monitor



ex: alarm system monitor



ex: alarm system monitor

```
// 2. level triggering
PD[0x404] = 1;
// 3. low level
PD[0x408] = 0; //don't want both edges
PD[0x40C] = 0; //low level
             void GPIOPortD Handler(void)
               // no need to acknowledge interrupt
               intruder(1);
               while (PD0 DATA B==0);
                                         best be
               intruder(0);
                                    volatile
```

interrupts: UART,

must take into account queue

(even when disabled, have one-depth queue)

TXIFLSEL field of UARTIFLS 0x32,p453

Value	Description
0x0	TX FIFO ≤ % empty
0x1	TX FIFO ≤ ¾ empty
0x2	TX FIFO ≤ ½ empty (default)
0x3	TX FIFO ≤ ¼ empty
0x4	TX FIFO ≤ 1/8 empty

interrupt when queue goes from:

0x0: 15->14 entries

0x1:13->12 entries

0x2: 9->8 entries

0x3:5->4 entries

0x4: 3->2 entries

interrupts: UART


upon write to TX buffer or end of TX, queue status checked

interrupt thrown if above conditions not met

e.g. if TXIFLSEL = 0x2 and there are fewer than five entries (IRQ made)

note: if queue disabled interrupt must be triggered manually

(end of TX doesn't trigger interrupt)



just enable queue and don't worry about it


ex: transmit 'A'--'Z' continuously

```
; 6. level of fifo tx buffer that triggers interrupt
mov R0,#0x2 ;1/2 full transition: 9 to 8 entries
str R0, [R1, #0x34]
; 7. enable tx interrupt
mov R0,#0x20
str R0,[R1,#0x38]
; 8. enable tx and uart
mov R0,#0x101;0b010000001
str R0,[R1,#0x30]
 load initial value into tx buffer to get things going
                                                         store value
 (if queue less than half full at tx buffer write,
    ISR will be called)
                                                        to TX in R4
mov R4,#0x41
                                                       (treat R4 as global var)
str R4,[R1] ;TX first char
; 9. enable interrupts for UARTO
                                                      will cause IRQ
     UARTO is vector num 21, interrupt num five (bit)
                                                             as queue
ldr R1,=M3CP
mov R0,#0x20
                                                           entries < 9
str R0,[R1,#0x100]
```

ex: transmit 'A'--'Z' continuously

```
UARTO Handler
  ; acknowledge IRQ
  ldr R1,=UART0
  mov R0,\#0x20; 0x10=0b100000
  str R0,[R1,#0x44]
  ; figure out character to send
  cmp R4,\#0x5A; 0x5A = 'Z', 0x5B = ']'
  ITE EO
  moveq R4,#0x41 ;reset to 'A'
  addne R4,#1 ;go to next character
  ; put character in TX buffer
  str R4, [R1, #0x0]
  ; we're done until byte finishes transmitting
   (uart notices that queue is less than 1/2 full
     and issues interrupt)
                                     note: not terribly efficient
  bx lr
                             (IRQ made after every TX; better to just fill queue in ISR)
```

your response to my inefficient code:



ex: transmit 'A'--'Z' continuously

(fill queue on interrupt)


```
UARTO Handler
TX
  ; figure out character to send
  cmp R4,\#0x5A; 0x5A = 'Z', 0x5B = ']'
  ITE EQ
 moveq R4,#0x41 ;reset to 'A'
  addne R4,#1 ;go to next character
  ; put character in TX buffer
  str R4, [R1, #0x0]
  ; add to buffer until full
  ldr R0,[R1,#0x18]
  ands R0, #0x20; if result=0, z=1
  beq TX ; if z=1 branch
```

Wednesday, October 23, 13

Serial Peripheral Interface (SPI)

ECE 3710

serial communication



synchronous: sync'd clocks asynchronous: clock in data stream/generated at each end

you: so excited to learn another serial protocol




I can tell the excitement is genuine

(more to come: I2C)


Serial Peripheral Interface (SPI)

or Synchronous Serial Interface (SSI)



SPITX @master:

I. transmitter: change data on falling (rising)2. receiver: latch data on rising (falling)




SCLK < bus clock

SPITX/RX @master:


J.TX: change data on falling (rising)

2. RX: latch data on rising (falling)



SPI full duplex:

- I.TX on falling
- 2. RX on rising




note: use Freescale SPI format

Q:




A: your touchscreen uses SPI

Student response?



ex: SPI w/DAC



Q:

I. what to send

2. how fast to send

ex: SPI w/DAC

DAC functions:

I. RX data, change output
2. RX data, don't change output
3. change output based on existing data
4. shutdown
5. NOP

C2	C 1	C0	D11:D0	S0	Description
			MSB LSB		
X	0	0	12 bits of data	0	Load input register; DAC register immediately updated.
X	0	1	12 bits of data	0	Load input register; DAC register unchanged.
X	1	0	XXXXXXXXXXX	X	Update DAC register from input register.
1	1	1	XXXXXXXXXXX	X	Shutdown
0	1	1	XXXXXXXXXXX	X	No operation

ex: SPI w/DAC

period = 500 ns


speed:


I. if max SCLK = 2 MHz

(can always make slower)


2. DAC requires low for at least 200 ns 3. max clock at DAC is 1/(2*200)=> 2.5 MHz

4. use SCLK =2 MHz





setting SCLK



ex: 0--8191 to DAC w/immediate load

```
void SSI0Init()
{
    // 0a. activate clock for port a and ssi0
    RCGC1 = 0x10; //ssi0
    RCGC2 = 0x1; //port a
    // Ob. enable alt. function: PA[4:2]
    PA[0x420] = 0x1C;
    // Oc. direction for Fss
    PA[0x400] = 0x20;
    // Oc. digital enable: PA[5:2]
    PA[0x51C] = 0x3C;
    // 0d. disable ssi0 during config (overwrite all settings)
    SSI0[0x4] = 0;
    // 1. set role
    SSI0[0x4] = 0; //master
    // 2. set prescale and clock rate (SysClk = 12 MHz)
    // 2 MHz = 12 MHz/6 => PRE*(1+CR) = 6 => PRE = 2, CR = 2
    SSI0[0x10] = 0x2; //PRE
    SSI0[0x1] = 0x2; //CR
    // 3. frame format/protocol: 16-bit data, FreeScale, SPH=SPO=0
    SSI0[0x0] = 0xF; // data size: 16-bits
    SSI0[0x0] &= 0xCF; //frame: freescale (bits four and five are zero)
    SSIO[0x0] \&= 0x3F; //SPH=SPO=0 (bits six and zer are zero)
    // 4. enable ssi0 (use rmw cycle)
    SSI0[0x4] = 0x2;
```

ex: 0--8191 to DAC w/immediate load

```
int main(void)
  unsigned short D;
  SSIOInit();
  //TX every combination of codes as quickly as possible
  D = 0;
  //alert slave to fact that we're sending data (Fss=0)
  PA[0x3FC] &= 0xDF; //bring pin five low
  while(1)
     while (SSIOSR & 0x2) //get TNF bit; so long as TNF = 1, we can add
                       // data
      {
        SSIODR = D<<1; //C[2:0] means immediate update; LSB must be
                      // zero for update
        // always less than or equal to 0b01111111111111
```