# Timers II

ECE 3710

# When I was a kid my parents moved a lot, but I always found them.

- Rodney Dangerfield

# integrated timer SysTick:

1. set CURR(ENT) to some initial value,

RE (LOAD)

2. count down from CURR (ENT) to final value,

```
while(1)
```

3. reset to CURR (ENT) to RE (LOAD) and set bit,

```
for(CURR=RE;CURR>0;CURR--);
```

COUNT = 1;

note: we can do something else while uC is counting

# Using SysTick:

1. stop timer

(ENABLE=0)

2. set initial value

(RELOAD=X)

3. clear current value

(CURRENT=0)

4. set clock src

(core clock: CLK\_SRC=I)

5. enable/disable interrupts

(INTEN=0)

6. start counting

(ENABLE=I)

use a single STR

Address	31-24	23-17	16	15-3	2	1	0	Name
\$E000E010	0	0	COUNT	0	CLK_SRC	INTEN	ENABLE	NVIC_ST_CTRL_R
\$E000E014	0			NVIC_ST_RELOAD_R				
\$E000E018	0		24-bit CU	NVIC ST CURRENT R				

# ex: 50% duty cycle

(SysTick as src, PD. 0 as output)

```
; assume timer and port are setup
  ldr R1,=ST CTRL R
  ldr R3,=PD0 DATA B
  mov R2, \#0x1
; set PD0 = \sim PD0
SW
  ldr R4,[R3];R4=PD0
  mvn R4, R4 ; R4=\simR4
  str R4, [R3]; PD0=~PD0
; wait X amount of time then flip PD0
WAIT ldr R0,[R1]
  cmp R2,R0,LSR #16;R0[16]?=1
  bne WAIT
  b SW
```

# polling

# can we do anything here?


```
WAIT ldr R0,[R1]
cmp R2,R0,LSR #16;R0[16]?=1
bne WAIT
b SW
```

#### polling

waste of uC CPU...



solution: interrupts (timer tells us when it rolls over)



General-Purpose Timers (GPTM):

I.four total (TIMER0--3)

2a. four 32-bit timers or 2b. eight 16-bit timers


3. run off system clock


also: integrated real-time clock, prescaler, pulse-width modulation, etc.

have to use similar process for your board (that's life...answer not always in book)

from Stellaris LM3S1968 Microcontroller DATA SHEET

#### focus





# Timer Register Map

#### base address

Timer0: 0x4003.0000

Timer1: 0x4003.1000

Timer2: 0x4003.2000

Timer3: 0x4003.3000

offset from base

#### TIMERn has:

I.TimerA (16-bits)

2. TimerB (16-bits)


Offset	Name	Туре	Reset	Description	See page
0x000	GPTMCFG	R/W	0x0000.0000	GPTM Configuration	345
0x004	GPTMTAMR	R/W	0x0000.0000	GPTM TimerA Mode	346
0x008	GPTMTBMR	R/W	0x0000.0000	GPTM TimerB Mode	348
0x00C	GPTMCTL	R/W	0x0000.0000	GPTM Control	350

#### periodic vs. one-shot

# periodic:

(nomenclature of SysTick)

when CURRENT=0 set COUNT=1




```
while(1)
{
   for(CURR=RE;CURR>0;CURR--);
   COUNT = 1;
}
```

#### periodic vs. one-shot

(nomenclature of SysTick)


one-shot: when CURRENT=0 set COUNT=1



```
COUNT = 0;
while(COUNT != 1)
{
  for(CURR=RE;CURR>0;CURR--);
  COUNT = 1;
```

note: timer stops have to re-enable


#### GPTM setup:



note: have left out prescale and interrupts (zero/off by default)

#### 0. constant initialisation:

```
; clock and port base address RCGC1 EQU 0x400FE104; Timer0.A is on pin PB0 PB EQU 0x40005000; timer zero base address TM0 EQU 0x40030000
```



GPIO Port A: 0x4000.4000
GPIO Port B: 0x4000.5000
GPIO Port C: 0x4000.6000
GPIO Port D: 0x4000.7000
GPIO Port E: 0x4002.4000
GPIO Port F: 0x4002.5000
GPIO Port G: 0x4002.6000
GPIO Port H: 0x4002.7000
p295

Timer0: 0x4003.0000

Timer1: 0x4003.1000

Timer2: 0x4003.2000

Timer3: 0x4003.3000

p343

let's do this right and use offset in LDR


(tired of defining all of those variables)

#### I. enable clock

```
ldr R1,=RCGC1
;timer0 enable: set bit 16
;0x10000=0b10000000000000000
mov R0,#0x10000
str R0,[R1]
```

Run Mode Clock Gating Control Register 1 (RCGC1)

Base 0x400F.E000 Offset 0x104 Type R/W, reset 0x00000000




#### 2. stop timer

```
ldr R1,=TM0 ;timer0 base
mov R0,#0x0
str R0,[R1,#0xC]
```

#### **GPTMCTL**

Offset 0x00C Type R/W, reset 0x0000.0000



set to 0

#### 3. select 16-bit mode

```
ldr R1,=TM0 ;timer0 base
mov R0,#0x4
str R0,[R1,#0x0]
```

#### **GPTMCFG**

Offset 0x000 Type R/W, reset 0x0000.0000 reserved RO Type 0 0 0 0 Reset 0 **GPTMCFG** reserved RO RO Type RO R/W R/W R/W 0 0 0 0 0 0 n 0 0 Reset 32-bit timer configuration. 0x0 32-bit real-time clock (RTC) counter configuration. 0x1 0x2 Reserved set to 0x4 Reserved 0x4-0x7 16-bit timer configuration, function is controlled by bits 1:0 of


**GPTMTAMR** and **GPTMTBMR**.

#### 4. select one-shot

```
ldr R1,=TM0 ;timer0 base
mov R0,#0x1
str R0,[R1,#0x4]
```

#### **GPTMTAMR**

Offset 0x004 Type R/W, reset 0x0000.0000




p346

#### 5. set initial value

```
ldr R1,=TM0 ;timer0 base
mov R0,#0xF
str R0,[R1,#0x28]
```

#### **GPTMTAILR**




#### can only use lower 16 bits

#### 6. enable counter and go

```
ldr R1,=TM0 ;timer0 base
mov R0,#0x1
str R0,[R1,#0xC]
```

#### **GPTMCTL**

Offset 0x00C Type R/W, reset 0x0000.0000



#### offset = 0x48

using GPTM:

- I. current value of timer in GPTMTxR
- 2. upon I->0 transition, TxTORIS of GPTMRIS (offset = 0xIC) is set
  - 3. to clear TxTORIS, set TxTOCINT of GPTMICR

we poll after we notice this timer expired

**GPTMRIS** offset 0x1C note: offset 0x1D p355 12 11 10 0 **CBERIS CBMRIS** TBTORIS **RTCRIS CAERIS** CAMRIS TATORIS reserved reserved RO Type 0 Reset

# using GPTM: polling

```
;assume timer is configured as above
  ldr R1,=TM0
wait
  ldr R0,[R1,#0x1C]; timer status
                      ; (TXTORIS of GPTMRIS)
                      ; if timer expired
                      ; R0[0]=1
  ands R0, \#0x1
                      ; sets Z=1 if R0==0
  beq wait
                      ;Z=1 => then equal
```

saves us from using AND+CMP

(have to mask GPTMRIS)

Q: setup+polling routine for Timer I B

# re: the homework: resist the urge...



max delay w/16-bit counter so we'll need to loop

strategy:

0. 1/8e6\*2^16 ~ 8 ms << 500 ms

1. create 5ms delay

2. loop 100 times

use periodic timer and counter overflows

strategy:

I. get 5 ms

2. run 100 times

$$(INITIAL + 1) \times \frac{1}{8e6}$$

$$n \times 0.125 \mu s = 0.005 \rightarrow n = 40,000$$

$$INITIAL + 1 = 40,000 \rightarrow INITIAL = 39,999$$




0x9C3F

#### 4. select periodic

```
ldr R1,=TM0 ;timer0 base
mov R0,#0x2
str R0,[R1,#0x4]
```

#### **GPTMTAMR**


Offset 0x004 Type R/W, reset 0x0000.0000



#### 5. set initial value

```
ldr R1,=TM0 ;timer0 base
ldr R0,=0x9C3F
str R0,[R1,#0x28]
```

#### **GPTMTAILR**



#### can only use lower 16 bits

```
; assume timer is configured as above
  ldr R1,=TM0
  mov R2,#0 ;use R2 as counter
  mov R3,#1 ; for reseting expiry flag
  mov R4,#0 ; for stopping counter
wait
  <as above>
  beq wait
  ; clear timer expiry flag
  str R3,[R1,#0x24]
  add R2,#1 ;increment counter
  cmp R2,#100
  bne wait
  ;stop timer
  str R4, [R1, \#0xC]
  ;clear timer expiry flag
  str R3,[R1,#0x24]
```

note: with such large delay, can ignore the odd machine cycle