# Assembly VI

**ECE 3710** 


# If everything seems to be going well, you have obviously overlooked something.

- Steven Wright

# Q: if datasheet says DATA for PA is GPIO 0x4000.4000

Address	7	6	5	4	3	2	1	0	Name
\$400F.E108	CPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA	SYSCTL_RCGC2_R
\$4000.43FC			DATA	DATA	DATA	DATA	DATA	DATA	GPIO_PORTA_DATA_R
\$4000.4400			DIR	DIR	DIR	DIR	DIR	DIR	GPIO_PORTA_DIR_R
\$4000.4420			SEL	SEL	SEL	SEL	SEL	SEL	GPIO_PORTA_AFSEL_R
\$4000.451C			DEN	DEN	DEN	DEN	DEN	DEN	GPIO_PORTA_DEN_R
\$4000.53FC	DATA	GPIO_PORTB_DATA_R							
\$4000.5400	DIR	GPIO_PORTB_DIR_R							
\$4000.5420	SEL	GPIO_PORTB_AFSEL_R							
\$4000.551C	DEN	GPIO_PORTB_DEN_R							
\$4000.63FC	DATA	GPIO_PORTC_DATA_R							
\$4000.6400	DIR	GPIO_PORTC_DIR_R							
\$4000.6420	SEL	GPIO_PORTC_AFSEL_R							
\$4000.651C	DEN	GPIO_PORTC_DEN_R							
\$4000.73FC	DATA	GPIO_PORTD_DATA_R							
\$4000.7400	DIR	GPIO_PORTD_DIR_R							
\$4000.7420	SEL	GPIO_PORTD_AFSEL_R							
\$4000.751C	DEN	GPIO_PORTD_DEN_R							
\$4002.43FC							DATA	DATA	GPIO_PORTE_DATA_R
\$4002.4400							DIR	DIR	GPIO_PORTE_DIR_R
\$4002.4420							SEL	SEL	GPIO_PORTE_AFSEL_R
\$4002.451C							DEN	DEN	GPIO_PORTE_DEN_R

Table 10-6. GPIO Register Map



all writes to 0x4000.4000--0x4000.43FF are AND'd with bits [9:2] of address before written to DATA

Q: if datasheet says DATA for PA is GPIO 0x4000.4000 why use 0x4000.43FC

```
1111111100

e.g.

LDR R1,=#0x4000.43FC

MOV R0, #0xAA

STR R0, [R1]
```

mem(0x4000.4000) = 0b10101010 & 0b11111111

all writes to 0x4000.4000--0x4000.43FF are AND'd with bits [9:2] of address before written to DATA

# take-away (preferred method) write/read all pins of port: BASE + 3FC

GPIO Port A (APB): 0x4000.4000

CPIO Port A (AHB): 0x4005.8000

GPIO Port B (APB): 0x4000.5000

GPIO Port B (AHB). 0x4005.9000

GPIO Port C (APB): 0x4000.6000

GPIO Port C (AHB): 0x4005.A000

GPIO Port D (APB): 0x4000.7000

GPIO Port D (AHB): 0x4005.B000

GPIO Port E (APB): 0x4002.4000

GPIO Port E (AHB): 0x4005.C000

GPIO Port F (APB): 0x4002.5000

note: use legacy registers and APB addresses (code will work on simulator)

active low:

thing is active (on) when low (0) is given by uC active high:

thing is active (on) when high (I) is given by uC

#### conditionals: if true-then statements

```
if(x == y)
    x++;
                    mov r0,#0;x
                    mov r1,#0; y
        this could
                    cmp r0,r1; x ?= y
       work but...
                    BNE noadd
                    ADD r0, #1; x==y
                  noadd
                                ; x!=y
```

### pipeline flush is:



```
mov r0,#0;x
mov r1,#0;y
cmp r0,r1;x?= y

BNE noadd
ADD r0,#1;if x==y
noadd
```

• • •

#### conditionals: if true-then statements

#### conditionals: if true-then-else statements

```
if(x == y)
                  mov r0,#0;x
                  mov r1,#0;y
    X++
                  cmp r0,r1; x ?= y
                  ITE EQ
else
                  ADDEQ r0, #1; if x==y
                  ADDNE r1, #1; if x!=y
        syntax:
                     ITE COND
                OP{COND} ...
               OP\{\sim COND\} ...
```

```
as many as you want
       syntax:
            IT\{x\{y\{z\}\}\}\ COND
                            for each T and I
 \{x\{y\{z\}\}\}=
                              must have OP
T: if cond. is true
           E: else
                               first is always:
                                      OP{COND}
                                if x is T:
                                      OP{COND}
                                if x is E:
```

OP{~COND}

#### conditionals: if true-then-then-else statements

```
if(x == y)
                   mov r0,#0;x
                   mov r1,#0; y
    X++
                   cmp r0,r1; x ?= y
                   ITTE EQ
                   ADDEQ r0, #1; if x==y
else
                   SUBEQ r1,#1; if x==y
                   ADDNE r1, #1; if x!=y
      syntax:
                     ITTE COND
                 OP{COND} ...
                 OP{COND} ...
                OP\{\sim COND\} ...
```

```
LDR R0,=PD0 DATA B
 LDR R1,=PD1 DATA B
loop
 LDR R2, [R0]; get current output (PD0)
  LDR R3, [R1]; get current input (PD1)
  cmp R2,R3 ;R2?=R3
  ITT EQ
 MVNEQ R2, R2; if R2 == R3
  STREQ R2,[R0]; if R2==R3
  b loop
```


## homework one, problem five:



## PC-relative addressing


```
Start
  LDR R0, =0x123123
  NOP
                                        R0 = [PC+4]
  NOP
                                            (addr w/r/t PC)
  B Start
               0x0134 Start
               0x0134 4801 LDR R0, [pc,#4]
               0x0136 BF00 NOP
               0 \times 0138 BF00 NOP
               0x013A E7FB B Start
               0 \times 013C 3123 DCW 0 \times 3123
               0 \times 013 = 0012 DCW 0 \times 0012
               0 \times 0140 \quad 0000
```

### PC-relative addressing



#### PC-relative LDR

5-16, Thumb Instruction Manual:



load addr. PC+Word << 2 ← left shift two

will be +4 of instruction addr

(zero-th bit forced to zero for word alignment)

