
Architecture I

ECE 3710

One time a cop pulled me over for running a stop sign. He said, "Didn't you see the stop sign?" I said, "Yeah, but I don't believe everything I read."

- Steven Wright

why you should read:



don't make millions of years of evolution a waste of time, eh?

lecture notes != abridged version of text

next week: assembly and I/O

terminology for memory only

Bit: a binary digit that can have the value

0 or 1

Byte: 8 bits

Nibble: half of a bye, or 4 bits

Word: two bytes, or 16 bits

Kilobyte (K): 2¹⁰ bytes

Megabyte (M): 2²⁰ bytes, over 1 million

Gigabyte (G): 2³⁰ bytes, over 1 billion

Terabyte (T): 2⁴⁰ bytes, over 1 trillion

Kibibyte (KiB)

Mebibyte (MiB)

Gibibyte (GiB)

Tebibyte (TiB)

IEC


JEDEC

assumed whenever discussing memory

no

buses: how information is moved

(#wires != #bits)



address: how computers know where to get/store information

- The more data buses available, the better the CPU
 - Think of data buses as highway lanes
- More data buses mean a more expensive CPU and computer
 - The average size of data buses in CPUs varies between 8 and 64
- Data buses are bidirectional
 - > To receive or send data
- The processing power of a computer is related to the size of its buses



The first PC motherboards with support for RDRAM debuted in 1999. They supported PC800 RDRAM, which operated at 400 MHz but presented data on both rise and fall of clock cycle resulting in effectively 800 MHz, and delivered 1600 MB/s of bandwidth over a 16-bit bus using a 184-pin RIMM form factor. This was significantly faster than the previous standard, PC133 SDRAM, which operated at 133 MHz and delivered 1066 MB/s of bandwidth over a 64-bit bus using a 168-pin DIMM form factor.

cost: \$RDRAM > \$SDRAM &

bus: #RDRAM < #SDRAM &

throughput: #RDRAM > #SDRAM

simple performance comparisons...




e.g. Pentium IV @ 3.5 GHz vs Intel i7 @ 2.5 GHz


a great space heater; see last generation of Power Mac G5s, too

how do devices know address is for them?

does it refer to read or write?

(i.e. should they expect to send or receive data?)






MSByte stored at lowest addr.

LSByte stored at lowest addr.

note: Cortex-M3 is little by default



e.g.: 0x0A0B0C0D

big endian:

```
byte addr 0 1 2 3
bit offset 01234567 01234567 01234567 01234567
binary 00001010 00001011 00001100 00001101
hex 0a 0b 0c 0d
```

little endian:

always put MSB first when writing

smallest (in general)

address bus:

1. what: byte

2. how many (e.g. 16-bit bus: 2^16 = 64 KiB)

data bus:

I. can be more or less than address

2. how much

Kilobyte (K): 2¹⁰ bytes

Megabyte (M): 220 bytes, over 1 million

Gigabyte (G): 230 bytes, over 1 billion

Terabyte (T): 240 bytes, over 1 trillion

I have dropped the 'i' as when we're speaking about memory IEC units are / implicit


Q: 32-bit address bus, how much memory (MB)?

byte-addressable, direct

 $IMB := 2^20 B$

Q: 32-bit address bus, how much RAM (MB)?

A: $2^{32} = 2^{20} \times 2^{12} = 4096 \text{ MB}$




Q: if we address byte, why is data bus > 8 bits?

A:

I. can address more

2. memory is slow, get data moving



this memory operates at same speed as CPU

n-bit computing:


I.# addressable bytes

2. size of registers

3. size of instructions

4. size of data natively handled (numbers, e.g.)

how do we use this?



32-bit single cycle MIPS

