

Lab 1

6.1 Exercise 1

6.1.1 Calculation

According to the KVL

We have the first equation: $-12 - 4i + 2v_0 - 4 - 6i = 0$ (1)

According to the Ohm's law

We have the second equation: $v_0 = 6i$ (2)


From (1) and (2) we have:

$$v_0 = 48V$$

$$i = 8A$$


6.1.2 Simulation

Simulation result (image)



6.2 Exercise 2

6.2.1 Rearrange the circuit



6.2.2 Calculation

R3, R4, R5 in series and parallel with R6 so:

$$R_{CD_{3456}} = \frac{(R3+R4+R5)*R6}{R3+R4+R5+R6} = \frac{(4+5+3)*4}{4+5+3+4} = 3\Omega$$

R2 and $R_{CD_{3456}}$ in series and parallel with R7 so:

$$R_{BE} = \frac{(R_{CD_{3456}}+R2)*R7}{R_{CD_{3456}}+R2+R7} = \frac{(3+3)*6}{3+3+6} = 3\Omega$$

R1, R_{BE} and R8 in series so:


$$R_{AF} = R1 + R_{BE} + R8 = 2 + 3 + 1 = 6\Omega$$

According to the Ohm's law

We have:


$$I_{AB} = \frac{V1}{R_{AF}} = \frac{12}{6} = 2A$$

6.2.3 Simulation



6.3 Exercise 3

6.3.1 Rearrange the circuit



6.3.2 Calculation

Due (((((((R4, R5 in series and parallel with R9) in series with R3) parallel with R6) in series with R2) parallel R10) in series with R7) parallel R8) in series with R1) so:

$$R_{AF} = 5 \Omega$$

According to the Ohm's law

We have:

$$V_A = I.R_{AF} = 18.10^{-3}.5.10^3 = 90V$$

According to voltage division we have:


$$V_B = V_A - I_1 * R_1 = 90 - 18.10^{-3} \cdot 2.10^3 = 54V$$

$$V_C = V_B - I_2 * R_2 = 54 - 2,25.10^{-3} \cdot 2.10^3 = 49,5V$$

$$V_D = V_C - I_3 * R_3 = 49,5 - 0,75 \cdot 10^{-3} \cdot 10 \cdot 10^3 = 42V$$

$$V_E = V_B - I_G * R_{GE} = 54 - 4,5 \cdot 10^{-3} \cdot 3 \cdot 10^3 = 40,5V$$

6.3.3 Simulation



6.4 Exercise 4

6.4.1 Calculation

$$R_{tong} = \frac{(3k+3k)*6k}{3k+3k+6k} + 9k = 12k\Omega$$

According to Ohm's law, we have:

$$I_1 = \frac{12}{R_{tong}} = \frac{12}{12k} = 1mA$$

$$V_a = I_1 \cdot 3k = 3V$$

$$I_2 = \frac{V_a}{6k} = \frac{3}{6k} = 0,5mA$$


According to KCL, we have

$$I_1 = I_2 + I_3$$

$$\rightarrow I_3 = I_1 - I_2 = 1mA - 0,5mA = 0,5mA$$

$$V_b = 3k \cdot I_3 = 1,5V$$

6.4.2 Simulation



6.5 Exercise 5

According to KVL, we have


$$V_R = 24 - 5 = 19V$$

$$I = \frac{5}{3,9k} = 1,282 \text{ mA}$$

- $R = \frac{V_R}{I} = 14,82k\Omega$
- 10% tolerance resistor is 15 kΩ
- $I = \frac{24}{(15k+3,9k)} = 1,27 \text{ mA} \rightarrow V_1 = I.R = 4,953V$
- % Error = $\frac{(4,953-5)}{5} \cdot 100 = -0.94\%$
- $P = I^2 \cdot R = (1,27 \cdot 10^{-3})^2 \cdot 15k = 24,2 \text{ mW}$

6.6 Exercise 6

6.6.1 Circuit transformation



$$R_a = \frac{24 \cdot 10}{24 + 10 + 20} = 4,44\Omega$$

$$R_b = \frac{24 \cdot 20}{24 + 10 + 20} = 8,9\Omega$$


$$R_c = \frac{10 \cdot 20}{24 + 10 + 20} = 3,7\Omega$$

6.6.2 Calculation

$$R_{ab} = \frac{(3,7+50) \cdot (8,9+30)}{(3,7+50) + (8,9+30)} + 4,5 + 13 = 40\Omega$$


$$i = \frac{100}{40} = 2,5A$$

6.6.3 Simulation



6.7 Exercise 7

6.7.1 Circuit transformation



$$R1 = \frac{12k \cdot 18k}{12k + 18k + 6k} = 6k \Omega$$

$$R2 = \frac{6k \cdot 12k}{12k + 18k + 6k} = 2k \Omega$$


$$R3 = \frac{6k \cdot 18k}{12k + 18k + 6k} = 3k \Omega$$

6.7.2 Calculation

$$R_{equivalent} = \frac{(3k+9k) \cdot (2k+4k)}{(3k+9k) + (2k+4k)} = 10k \Omega$$

$$I_s = \frac{12}{10k} = 1,2 \text{ mA}$$

6.7.3 Simulation




6.8 Exercise 8

$$p_2 = 10 \cdot 10 = 100W \rightarrow \text{Passive element}$$

$$p_3 = 20 \cdot 14 = 280W \rightarrow \text{Passive element}$$

$$p_4 = -8.4 = -32W \rightarrow \text{Active element}$$

6.8.2 Redraw the circuit for simulation



6.9 Exercise 9

6.9.1 Calculation

According to the KVL

We have:

$$v = 10 - 4 = 6V$$

$$i_x = \frac{4-16}{3} = -4A$$

So, we have:

$$p_1 = -4 \cdot 4 = -16 \rightarrow \text{Active element}$$


$$I_{AB} = \frac{6}{12} = 0,5A$$

$$I_{BC} = 0,5 - (-4) = 4,5A$$



$$p_2 = 16 \cdot 4,5 = 72W \rightarrow \text{Passive element}$$

$$U_{CD} = 3 \cdot i_x = -12V$$

6.9.2 Simulation



6.10 Exercise 10



According to Delta-wye

$$R_a = \frac{15.30}{10+15+30} = 8,18 \, \Omega$$

$$R_b = \frac{10.30}{10+15+30} = 5,45 \, \Omega$$

$$R_c = \frac{10.15}{10+15+30} = 2,73 \, \Omega$$

So we have:


$$R_{tong} = 27,67 \, \Omega$$

$$I = \frac{100}{R_{tong}} = 3,61A$$

According to KVL

$$100 - I_1 R_1 - V = 0 \rightarrow V = 100 - I_1 R_1 = 100 - 16.3,61 = 42,24V$$

Simulation



LAB 2

1. Complete diode model

1.1 Theory calculation

According to the: Complete diode model

Formula to calculate VD: $V_F = 0.7V$


Formula to calculate VR: $I \cdot R$

Formula to calculate I: $(V - 0.7) / (R + R_D)$


Finally, when $R = 220 \text{ Ohm}$, $V_R = I \cdot R = ((5 - 0.7) / (220 + 50)) \cdot 220 = 3.503 \text{ V}$

And when $R = 1.5k \text{ Ohm}$, $V_R = I \cdot R = ((5 - 0.7) / (1500 + 50)) \cdot 1500 = 4.161 \text{ V}$

1.2 PSpice Simulation



Hình 1: $R = 220 \text{ Ohm}$



Hình 2: $R = 1500 \text{ Ohm}$

1.3 Comparison

	Theory			PSpice		
	VR	VD	I	VR	VD	I
$R = 220 \text{ Ohm}$	3.503	1.497	15.925	4.226	0.734	19.39
$R = 1500 \text{ Ohm}$	4.161	0.839	2.774	4.317	0.683	2.878

2. Diode in a series

2.1 Theory calculation

According to the: Practical diode model

We have $VD1 = 0.7223V$

$VD2 = 0.7223V$


$VD3 = 0.7223V$

$VR1 = 10 - 0.7223 \times 3 = 7.8331V$

Formula to calculate I: $(10 - 0.7223)/1000$

$I = 7.8331 \text{ mA}$

2.2 PSpice Simulation



2.3 Comparison

	VD1	VD2	VD3	VR1	I
Theory calculation	0.7223	0.7223	0.7223	7.8331	7.8331
PSpice Simulation	0.709	0.709	0.71	7.872	7.872

3. Circuit Analysis with Diode

3.1 Theory calculation

According to the practical diode mode: $V1 - V2 = 0.7V$

Students are proposed to construct the equations to determine the current across all the resistors.


According to the kirchhoff's laws:

$$I1 + I3 = I2 + I4 \Leftrightarrow (10 - V1)/2k + (10 - V2)/4k = V1/8k + V2/6k$$

$$\Rightarrow V1 = 7.48V, V2 = 6.78V$$

$$\Rightarrow I1 = 1.26 \text{ mA} ; I2 = 0.935 \text{ mA}; I3 = 0.805 \text{ mA}; I4 = 1.13 \text{ mA}$$

3.2 PSpice Simulation



3.3 Comparison

	Theory Calculation						PSpice Simulation					
	IR1	IR2	IR3	IR4	V1	V2	IR1	IR2	IR3	IR4	V1	V2
V = 8V	0.98	0.755	0.665	0.89	6.04	5.34	0.996	0.75	0.653	0.898	6.008	5.398
V = 12V	1.54	1.115	0.945	1.37	8.92	8.22	1.553	1.112	0.935	1.377	8.894	8.26

4. Clamper Diode Circuit

4.1 Theory calculation

In this part, it is assumed that the practical diode model is used. Present your equations to calculate three different currents, including IR1, IR2, ID2 and the voltage VR2.


$$VR2 = VD2 = 0.7V$$

$$IR1 = (20 - 0.7 \times 2)/5.6k = 3.32 \text{ mA}$$

$$IR2 = 0.7/3.3k = 0.21 \text{ mA}$$

$$ID2 = IR1 - IR2 = 3.32 - 0.21 = 3.11 \text{ mA}$$

4.2 PSpice Simulation



4.3 Comparison

	Theory Simulation				PSpice Simulation			
	IR1	IR2	ID2	VR2	IR1	IR2	ID2	VR2
V = 12V	1,89mA	0,21mA	1,68mA	0.7V	1.903mA	0.202mA	1.701mA	0.67V
V = 20 V	3.32mA	0.21mA	3.11mA	0.7V	3.327mA	0.207mA	3.119mA	0.68V

5. Power switching circuit

5.1 Theory calculation

$$ID4 = 0A$$

$$VRL = 5 - VD3 = 5 - 0.7 = 4.3V$$

$$ID3 = IRL = VRL/RL = 4.3/1k = 4.3 \text{ mA}$$


If only 9V:

$$ID3 = 0A$$

$$VRL = 9 - VD4 = 9 - 0.7 = 8.3V$$

$$ID4 = IRL = VRL/RL = 8.3/1k = 8.3 \text{ mA}$$

5.2 PSpice simulation



5.3 Comparison

Theory calculation				PSpice Simulation			
ID1	ID2	IRL	VRL	ID1	ID2	IRL	VRL
0A	8.3mA	8.3mA	8.3V	3.299pA	8.298mA	8.298mA	8.289V

6. Half-wave Rectifier

6.1 Theory calculation

Approximation: Diodes have $V_f = 0.78V$

Minimum Value of $VR1 = 0V$

Maximum Value of $VR1 = V_{AMPL} - V_{D1} = 22 - 0.78 = 21.22V$

Duration (millisecond) for a cycle of $VR1 = 1/FREQ = 1/50 = 20ms$

6.2 PSpice simulation

Minimum Value of $VR1 = 0V$

Maximum Value of $VR1 = 21.263V$

Duration (millisecond) for a cycle of $VR1 = 20ms$

The tracking point can also be used directly on the simulation output windows, by the Toggle Cursor option on the toolbar. A Probe Cursor window is opened to update a tracking point.

7. Full-wave Rectifier

7.1 Theory calculation

Approximation: Diodes have $V_f = 0.7V$

$V_{AB} = V_{in}/10 = 22V$

$V_{CD} = V_{AB} - 2 \times 0.7 = 20.6V$

7.2 Simulation

8. Zener Diode as a Regulator

For theory calculation, students are supposed to provide equations for these values

$I_L = V_Z/R_L = 5/1.5k = 3.33mA$

$I_S = (V_{cc} - V_L)/R_s = (8-5)/200 = 15mA$

$I_Z = I_S - I_L = 15 - 3.33 = 11.67mA$

$P_{RS} = I_{RS} \times I_{RS} = 3 \times 0.015 = 45mW$

$P_Z = I_Z \times V_Z = 11.67 \times 5 = 58.35mW$

The results are summarized in the table below. (V in Volt; I in mA; P in mW)

	Theory Calculation						PSpice Simulation					
	IS	IL	VZ	VL	PRS	PZ	IS	IL	VZ	VL	PRS	PZ
$V_{cc} = 8V$	15	3.33	11.67	5	45	58.35	15.04	3.329	11.71	4.993	45.21	58.45
$V_{cc} = 12V$	35	3.33	31.67	5	245	158.35	34.96	3.339	31.62	5.009	244.4	158.4

9. AC/DC Power Circuit Application


10. Exercise 8: AC/DC Power Circuit Application With LM2596_5P0_TRANS

LAB 3

3. Exercise and Report

3.1 BJT in Saturation Mode

Change the value of $R1$ to $1k$ and run the simulation again. Capture the simulation results explain the values of I_B , I_C , V_{CE} . The default transistor gain is $\beta = 100$, and the saturated voltage $V_{CE(Sat)} = 0.65V$ and $V_{BE} = 0.7V$.



The results in PSpice are explained as follows:

According to the Ohm law, $I_B = (V_{BB} - V_{BE})/R_1 = (5 - 0.7)/10^3 = 4.3 \text{ mA}$

It is assumed that the transistor is in linear (or active) mode, $I_C = \beta * I_B = 100 * 4.3 * 10^{-3} = 0.43 \text{ A}$

Finally, in order to confirm the assumption above, $V_{CE} = V_{CC} - I_C * R_2 = 10 - 0.43 * 100 = -33 \text{ V}$

Since $V_{CE} < 0$, our assumption is not correct. The transistor stays in saturation mode.

Therefore, I_C is determined as follows:

$$I_C = (V_{CC} - V_{CE}(\text{Sat}))/R_2 = (10 - 0.65)/100 = 93.5 \text{ mA}$$

3.2 DC sweep Simulation

The schematic in the first exercise with $R_1 = 1\text{k}$ is re-used in this exercise. However, a DC- Sweep simulation mode is performed with V_1 is varied from 0V to 5V (0.1V for the step), as follows:

When the transistor becomes saturation, the value of V_1 is: 1.9V

At this value, the value of I_B is 1mA

And the value of $I_C(\text{Sat})$ is 100mA

3.3 BJT used as Switch

For a given BJT circuit, determine R_1 and R_2 to have I_C saturated at 50 mA. In this saturation mode, $V_{CE}(\text{Sat})$ is 30mV.

The transistor stays in saturation mode:

$$R_2 = (V_{CC} - V_{CE}(\text{Sat}))/I_C(\text{Sat}) = (10 - 30 * 10^{-3})/(50 * 10^{-3}) = 199.4 \text{ Ohms}$$


Therefore $I_B \geq I_C(\text{Sat})/\beta$

$\Rightarrow (V_{BB} - V_{BE})/R_1 > I_C(\text{Sat})/\beta$

$\Rightarrow (5 - 0.7)/R_1 \geq 50 \cdot 10^{-3}/100$

$\Rightarrow R_1 \leq 8600 \text{ Ohms}$

Selected resistor: 8450 Ohms



3.4 Drive a device with an NPN BJT

This exercise has a 5V logic output (the V_{ter} in Figure 1.6) that can source up to 10mA of current without a severe voltage drop and stand a maximum current of 20mA. If the logic terminal sources a current larger than 20mA, it would be damaged. Or, if it sources a current larger than 10mA, the V_{ter} voltage will drop to less than 4V. We should avoid this drop in many cases. However, this logic terminal has to be used to drive an electrical component with an equivalent internal resistance of 5 ohms (the LOAD in Figure 1.6) and requires a current of at least 300mA and not exceeding 500mA to function normally. Given that we have an NPN transistor with the current gain β equals 100, the maximum I_C

current is 400mA , and the barrier potential at the BE junction is $V_{BE} = 0.7\text{V}$, select a resistor available in the market to replace the resistor R_B revealed in Figure 1.6. to make the circuit function well. After that, perform a simulation to double-check your selection.

3.4.1 Theory calculations

According to the limits of the LOAD and the transistor, we have:

$$300\text{ mA}(\text{min}) < I_C < 400\text{ mA}(\text{max})$$

$$3\text{ mA}(\text{min}) < I_B < 4\text{ mA}(\text{max})$$

With $I_B(\text{min}) = 3\text{ mA}$ we have:

$$R_B(\text{max}) = (V_2 - V_{BE})/I_B - R_1 = (5 - 0.7)/0.003 - 100 = 1333.333\text{ (Ohm)}$$


With $I_B(\text{max}) = 4\text{mA}$

$$R_B(\text{min}) = (V_2 - V_{BE})/I_B - R_1 = (5 - 0.7)/0.004 - 100 = 975\text{ (Ohm)}$$


$$\text{So: } 975\text{ Ohm}(\text{min}) < R_B < 1333.33\text{ Ohm}(\text{max})$$

Selected R_B : 1200 Ohm


3.4.2 Simulation



$R_B = 1.2\text{k Ohm}$



$R_B = 975 \text{ Ohm}$



$R_B = 1333.33$


3.4.3 Compare

	Theory				PSpice		
	R_B	V_{BE}	I_B	I_C	V_{BE}	I_B	I_C
$R_B (min)$	975 Ohm	0.7V	4mA	400mA	0.927V	3.788mA	378.8mA
$R_B (max)$	1333.33 Ohm	0.7V	3mA	300mA	0.920V	2.846mA	284.6mA
$R_B (selected)$	1200 Ohm	0.7V	3.307mA	330.7mA	0.923V	3.136mA	313.6mA


3.5 Simple bias configuration

The circuit given in Figure 1.10 is known as a simple kind of NPN bias configuration. First, students simulate the circuit with two values of R_C , respectively 10 Ohms and 1k Ohms. Then, give your statement on the change of the current I_E and explain the phenomena.

Step 1: Simulate the circuit with $R_C = 10 \text{ Ohms}$.



Step 2: Simulate the circuit with $R_C = 1k$ Ohms.



3.5.1 Circuit analysis

Conduct some theoretical calculation to explain for the phenomena you have observed from the simulation.

We can conduct some equations from the circuit as follow (assume the BJT is in active mode):

1. $I_C = \beta * I_B$
2. $I_E = I_C + I_B$
3. $I_1 = I_B + I_2$
4. $I_1 * R_1 + I_2 * R_2 = 12$
5. $I_2 * R_2 = V_{BE} + I_E * R_E$

Substitute equation (1) into equation (2) and we have a simul equation with 4 variables (I_1, I_2, I_B, I_E) which can be solved independently of R_C 's value. Hence, the I_E 's value doesn't change in both cases.

Check assumption: $V_{CE} = V_C - I_C * R_C$

- $R_C = 10\text{Ohms} : V_{CE} = 12 - 1.08 * 10^{-3} * 10 = 11.99V > V_{BE} = 0.7V$
- $R_C = 1k\text{Ohms} : V_{CE} = 12 - 1.08 * 10^{-3} * 10^3 = 10.92V > V_{BE} = 0.7V$

Thus, our assumption was correct.

3.6 PNP Circuit

Figure 1.11 shows a very typical PNP transistor circuit. Calculate I_B , I_E , and I_C then simulate the circuit to double-check your calculation. Assume the current gain $\beta = 100$.




Figure 1.11: A PNP Circuit

3.6.1 Theoretical calculation

Assume the BJT is in active mode:

$$V_{EB} = 0.7V$$

$$\text{The emitter-base KVL: } 12 = V_{BE} + I_B * R_B + 8$$

$$\Rightarrow I_B = 82.5\mu A$$

$$I_C = \beta * I_B = 100 * 82.5 * 10^{-6} = 8.25mA$$

$$= I_B + I_C = 8.33mA$$


assumption:

$$\text{The emitter-collector KVL: } 12 = V_{EC} + I_C * R_C$$

$$\Rightarrow V_{EC} = 3.75 > 0.7V$$

Thus, our assumption was correct.

3.6.2 Simulation



3.6.3 Comparison

$$I_B \text{ (In theory)} = 82.5 \mu\text{A} \dots\dots\dots I_B \text{ (simulation)} = 79.31 \mu\text{A}$$

$$I_C \text{ (In theory)} = 8.25 \text{ mA} \dots\dots\dots I_C \text{ (simulation)} = 7.931 \text{ mA}$$

$$I_E \text{ (In theory)} = 8.33 \text{ mA} \dots\dots\dots I_E \text{ (simulation)} = 8.01 \text{ mA}$$

3.7 Circuit with NPN and PNP bipolar junction transistors

Give the circuit in Figure 1.12. Calculate the Voltage at all nodes and the current in all branches. Assume the current gain of both transistors is the same at $\beta = 100$. Then perform a simulation and compare the result with the theoretical calculation.




Figure 1.12: Circuit with NPN and PNP bipolar junction transistors

3.7.1 Theoretical calculation

We have $V_E < V_B$, therefore the transistor Q_2 is cut off

According to the KVL and Q_1 's active mode, we have the following equation:

$$I_{BE} \text{ (hereinafter called } I_D) = (5 - V_{BE}) / (R_{AB} + 101 * R_{EG}) \quad (1)$$

Solve (1) we have $I_B = 38.74 \mu\text{A}$


$$I_C = \beta * I_B = 3.87 \text{ mA}$$

$$I_{EG} = I_B + I_C = 3.91 \text{ mA}$$

$$V_E = I_{EG} * R_E = 3.91 \text{ V}$$

$$V_B = 5 - I_B * R_{AB} = 4.61 \text{ V}$$

3.7.2 Simulation



3.7.3 Comparison

$$I_B \text{ (In theory)} = 38.74 \mu\text{A} \dots\dots\dots I_B \text{ (simulation)} = 37.76 \mu\text{A} \dots\dots\dots$$

$$I_C \text{ (In theory)} = 3.87 \text{ mA} \dots\dots\dots I_C \text{ (simulation)} = 3.776 \text{ mA} \dots\dots\dots$$

$$I_{EG} \text{ (In theory)} = 3.91 \text{ mA} \dots\dots\dots I_{EG} \text{ (simulation)} = 3.814 \text{ mA} \dots\dots\dots$$

$$V_E \text{ (In theory)} = 3.91 \text{ V} \dots\dots\dots V_E \text{ (simulation)} = 3.814 \text{ V} \dots\dots\dots$$

$$V_B \text{ (In theory)} = 4.61 \text{ V} \dots\dots\dots V_B \text{ (simulation)} = 4.622 \text{ V} \dots\dots\dots$$

3.8 NPN Circuit with E resistance

3.8.1 Theoretical calculation

$$I_B = 23.4 \mu\text{A}$$

$$I_C = 2.34 \text{ mA}$$


$$I_E = 2.36 \text{ mA}$$

Check assumption: $V_{CE} = 12 - I_C * R_2 - I_E * R_3 = 7.29 > 0.7 \Rightarrow$ Assumption is correct.

$$V_E = I_E * R_3 = 2.36 \text{ V}$$

$$V_C = 12 - I_C * R_2 = 9.66 \text{ V}.$$

3.8.2 Simulation



3.9 Darlington circuit

3.9.1 Theoretical calculation

Explanations, formulas, and equations are expected rather than only results.


$$I_{BE} = (\beta + 1) * I_{XB} = 101 * ((3 - 0.7 - 0.7)/470k) = 0.343 \text{ (mA)}$$

$$I_{AC} = \beta * I_{XB} = 100 * (3 - 0.7 - 0.7)/470k = 0.34 \text{ (mA)} \dots\dots\dots$$

$$I_{AL} = \beta * I_{BE} = 100 * 0.343 = 34.3 \text{ (mA)} \dots\dots\dots$$

$$I_{AL} / I_{BE} = 100$$

3.9.2 Simulation



LAB 4

