# Project Ticket Collector Machine using FSM

# Table Number 17 Friday Batch TA: Rupesh Kumar

Aditya Gupta 2023EE11181 Vanshika Bathla 2023EE30828 Anurag Agarwal 2023MT10312 Vishnu Kumawat 2023EE30758

Date of submission: April 29, 2025

#### **Contents**

Objective	2
Abstract	2
Implementation Methodology	2
State Diagram	3
Verilog Code	4
Testbench Code and simulations	8
CPLD Board showing output	9
Inference	9

# **Project Details**

#### 1. Objective

This project aims to design a digital ticket collector system using Verilog HDL that calculates the total fare based on a selected source station, destination station, and the number of tickets, and displays the fare on LEDs.

#### 2. Abstract

This project simulates a basic ticket vending machine. The user selects the source and destination stations using binary inputs, specifies the number of tickets required, and presses a submit button to confirm the selection. The machine computes the total fare based on predefined fare rates and displays it via LEDs. The system is built using a finite state machine (FSM) model with three states: IDLE, CALC\_FARE, and SHOW\_FARE. A reset option is provided to clear the system and return to the initial state.

#### Implementation Methodology

The implementation of the Ticket Collector Machine was carried out through the following systematic steps:

Step 1: State Machine Design

Model the system behavior using a Finite State Machine (FSM) with three states:

- 1. IDLE: Waits for user input and submit signal.
- 2. CALC\_FARE: Computes fare based on input parameters.
- 3. SHOW FARE: Displays the calculated fare on output LEDs.

Step 2: Input-Output Assignment

Assign specific switches (sw) for:

- 1. Source selection (sw[1:0])
- 2. Destination selection (sw[3:2])
- 3. Number of tickets (sw[5:4])
- 4. Submit button (sw[6])

Assign output LEDs (led[7:0]) to display the fare.

Step 3: Verilog Coding

Implement the FSM in Verilog:

Use typedef enum to define states clearly.

Write synchronous logic for state transitions on clock edges.

Latch the input values on detecting a rising edge of the submit button.

Compute the base fare according to source and destination station codes.

Calculate total fare based on the number of tickets.

Update the output LEDs with the fare value.

#### Step 4: Testing and Debugging

Perform testbench simulations to verify:

Correct fare calculation for various source-destination pairs and ticket counts.

Proper behavior of submit and reset functionality.

Analyze simulation waveforms to check timing and logic correctness.

Debug and refine the Verilog code based on simulation results.

After simulation success, proceed to hardware testing to ensure real-world functionality.


Step 5: Hardware Implementation

Program the Verilog code onto the FPGA development board.


Connect switches and LEDs as per input/output assignment.


Test the system physically by varying inputs and observing LED outputs.


## 3. State Diagram




4. Verilog Code










## 5. Testbench code

# Input:

## **Output:**


```
-04-29 10:04:05 UTC] iverilog '-Wall' '-g2012' design.sv testbench.sv && unbuffer vvp a.out
warning: Some design elements have no explicit time unit and/or
      : time precision. This may cause confusing timing results.
      : Affected design elements are:
          -- module ticket_machine_fsm declared here: design.sv:1
VCD info: dumpfile dump.vcd opened for output.
Fare for A->B, 1 ticket: 5
Fare for B->A, 2 tickets: 10
Fare for A->C, 4 tickets: 40
Fare for C->A, 3 tickets: 30
Fare for B->C, 2 tickets: 14
Fare for A->A, 3 tickets: 0
testbench.sv:51: $finish called at 700000 (1ps)
Finding VCD file...
./dump.vcd
 [2025-04-29 10:04:06 UTC] Opening EPWave...
```



Output Waveform for input: A→B, 1 ticket

## CPLD Board Images demonstrating output





Output: 40



Input: C→B, passengers=4

Output: 28

## 6.Inference

The project successfully implements a Ticket Collector Machine using Verilog based on an FSM (Finite State Machine) design. The system correctly accepts the source, destination, and number of tickets as inputs, detects the submit signal, computes the total fare based on predefined fare rules, and displays the result on LEDs. Both **simulations** through testbenches and hardware testing confirmed the correct functionality of the system.