硬體描述語言設計與模擬

Homework #1 Title :4_BIT_ALU

班級:電子二B

學號:B10713138

姓名:蔡尚哲

教師:許明華老師


繳交日期:2019/09/24

電路原理

利用一個全加器和 4*1 多工器與邏輯單元 AND,NOR,XOR 組合成一個 1BIT ALU,再利用 1BIT ALU 組合成 4BIT ALU,根據多工具選擇的不同,可作 4 種不同計算方式,當選擇線為 00 時,為加法,當選擇線為 01 時,為 AND,當選擇線為 10 時,為 NOR,當選擇線為 11 時,為 XOR。

電路架構


全加器




S=AB'Cin'+A'BCin'+ A'B'Cin+ ABCin

Cout=AB+BCin+ACin


多工器




OUT=I0S1'S0'+I1S1'S0+I2S0S1'+I3S0S1 邏輯單元




1 BIT ALU



4 BIT ALU



程式擷取畫面 (含windows下方工具列)



多工器與全加器的主程式

邏輯單元與 1BIT ALU 與 4BIT ALU 的主程式

```
ModelSim - INTEL FPGA STARTER EDITION 10.5b
         File Edit View Compile Simulate Add Source
         ▼ ColumnLayout AllColumns
                                                                                                                                                                                                                                                                                                                                                                                                            <u>₩</u> | 3.4.4. 9.4. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 1.1. 
                        module test1;
                               reg [3:0] A;
reg [3:0] B;
                               reg Cin,s1,s2;
wire [3:0]F;
                                wire Cout;
                               bit 4 ALU ALU (F, Cout, A, B, Cin, s1, s2);
                                 initial
                               begin
                                 $monitor($time, "A=%b, B=%b, Cin=%d, s1=%d, s2=%d, F=%b\n", A, B, Cin, s1, s2, F);
                                initial
                               begin
                           A = 4'b0000; B = 4'b0000; Cin=1'h0; s1=1'h0; s2=1'h0;

#50 A = 4'b0011; B = 4'b0001; Cin=1'h0; s1=1'h0; s2=0'h0;

#50 A = 4'b0011; B = 4'b0001; Cin=1'h1; s1=1'h0; s2=1'h0;

#50 A = 4'b0011; B = 4'b0001; Cin=1'h0; s1=1'h0; s2=1'h1;

#50 A = 4'b0011; B = 4'b0001; Cin=1'h0; s1=1'h1; s2=1'h0;

#50 A = 4'b0011; B = 4'b0001; Cin=1'h0; s1=1'h1; s2=1'h1;

#50 A = 4'b0011; B = 4'b0001; Cin=1'h1; s1=1'h1; s2=1'h1;
                               end
                               endmodule
         test1.v × test.v * ×
        # Reading C:/intelFPGA/17.0/modelsim ase/tcl/vsim/pref.tcl
         # Loading project homework
                                                                                                                                                                                                                                                                                                                                                                                                                                         パ ヘヤか 英 <sup>下午 06:30</sup> 口
                     오 타 🤚 🏮 👳 🤻 📵 🕅
       \blacksquare
                       module circuit(i2,i3,i4,A0,B0);
  output i2,i3,i4;
                        input A0,B0;
and (i2,A0,B0);
nor (i3,A0,B0);
xor (i4,A0,B0);
                      endmodule
                B module bit_1_ALU (F,Cout,A0,B0,Cin,s1,s2);
output F,Cout;
input A0,B0,Cin,s1,s2;
wire i1,i2;i3,i4;
fulladd fa (i1,Cout,A0,B0,Cin);
circuit ct (i2,i3,i4,A0,B0);
mux_4_to_1 mux (F,i1,i2,i3,i4,s1,s2);
endmodule
                 module bit_4_ALU (F,Cout4,A0,B0,Cin,s1,s2);
  output [3:0] F;
  input [3:0] A0;
  input [3:0] B0;
                        input [3:0] BU;
input Cout4,Cin,s1,s2;
wire Cout1,Cout2,Cout3;
bit_1 ALU A1 (F[0],Cout1,A0[0],B0[0],Cin,s1,s2);
bit_1 ALU A2 (F[1],Cout2,A0[1],B0[1],Cout1,s1,s2);
bit_1 ALU A3 (F[2],Cout3,A0[2],B0[2],Cout2,s1,s2);
bit_1 ALU A4 (F[3],Cout4,A0[3],B0[3],Cout3,s1,s2);
                     endmodule
test1.v × test.v * ×
 # Reading C:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl
# Loading project homework
                                                                                                                                                                                                                                                                                                                                                                                                                                         ポート 口 (1) 英 下午 06:28 □
```


模擬程式

執行結果

```
Transcript
File Edit View Bookmarks Window Help
Transcript =
                                                                                                                                                                                                   + ĕ ×
  # Reading C:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl
 # Loading project homework
   Compile of test.v was successful.
Compile of test1.v was successful.
   2 compiles, 0 failed with no errors.
  2 compiles, 0 failed with no errors.

oddsm>Vsim -gui work.test1
vsim -gui work.test1
Start time: 18:33:55 on Sep 23,2019
Loading work.test1
Loading work.bit_4_ALU
Loading work.bit_1_ALU
Loading work.fulladd
   Loading work.circuit
Loading work.mux_4_to_1
  /sɪм 2> run -all
                               0A=0000, B=0000, Cin=0, s1=0, s2=0, F=0000
                             50A=0011, B=0001, Cin=0, s1=0, s2=0, F=0100
                            100A=0011,B=0001,Cin=1,s1=0,s2=0,F=0101
                            150A=0011, B=0001, Cin=0, s1=0, s2=1, F=0001
                            200A=0011, B=0001, Cin=0, s1=1, s2=0, F=1100
                            250A=0011,B=0001,Cin=0,s1=1,s2=1,F=0010
                            300A=0011, B=0001, Cin=1, s1=1, s2=1, F=0010
                                                                                                                                                                         ポ ヘロの英 下午06:34
2019/9/23
```

模擬結果



模擬波形

心得(100字以上)

這一次是第一次接觸到硬體描述語言,雖然之前有一點寫程式的經驗,但是還是有些生疏,要花不少時間去理解,在過程中遇到了很多問題,有些是很難自己發覺的,很容易就會陷入窘境,而透過細心思考與利用工具找尋資料,幫助了我在這方面的問題,問題解決了之後更是有一種莫大的成就感,期待在之後的課程中能學到更多的知識。