#### **HIMANSHU ATRI**

National Institute of Technology, Delhi

E-mail: ---was here with Link--

LinkedIn: Himanshu Atri

Phone: --removed from here--

#### ABOUT ME

I am a detail oriented and a process specific student who believes in consistency and hard work. I have been consistently praised as disciplined and focused by my professors and peers. I am extremely interested in using my analytical and thinking skills to provide solutions for challenging problems in the RTL design domain.

# **ACADEMIC PROFILE:**

GRADUATION (2018 – Present)	B.E. (ECE), National Institute of Technology, Delhi	CGPA: 8.18
H.S.C. (2016 – 2018)	The British School, Sector –44 ,Chandigarh	<b>%</b> : 82.8%
S.S.C. (2015-16)	Kendriya Vidyalaya, 3BRD, Chandigarh	<b>CGPA</b> : 10

# **SKILL SET:**

• HDL : Verilog

EDA Tool : Xilinx VivadoScripting Language : Python (Beginner)

• Programming Language : C, 8085 (Assembly Language)

• Other Tools : MATLAB, LTSpice, Multisim, Icarus Iverilog

# **EXPERIENCE**:

- Summer Research Intem (June 2020 July 2020), NIT DELHI
- Summer Intern (April 2021 May 2021), SEMI DESIGN
- Summer Research Intern (June 2021 July 2021), IIT INDORE,

Area of concern: FPGA Implementation of ANN

Summer Intern (July 2021 – August 2021), CDAC MOHALI
Area of concern: HDL based design for Floating Point Multiplier

### ACADEMIC PROJECTS AND TRAININGS:

- Projects:
  - o Memory, Shift registers implementation using Verilog.
  - **o HDL based design of 32 bit Floating point multiplier unit**: Implemented and compared different multiplication algorithms to improve the performance. The multiplier was in accordance with IEEE 752 standard.
  - **o FPGA Implementation of ANN**: Worked on implementation of XOR problem through multilayer perceptron. (Board: Zybo Z10, HDL: Verilog)
  - o Automatic Tap, Proximity sensor
- Analyzed and implemented the following research papers:
  - o Analysis of Chebyshev and Butterworth filters using MATLAB.
  - o Verilog non blocking assignment demystified.
- Courses:
  - o Hardware Implementation using Verilog (NPTEL)
  - o Numerical computation using MATLAB (NPTEL)

#### ACHIEVEMENTS AND ACTIVITIES:

- Winner in <u>IITB ISRO MAPATHON</u>, <u>VIRTUAL GROUND CONDITION BLOG</u>, <u>FERMI LEVEL BLOG</u>
- Represented College at Inter NIT'20 sports meet in Kabaddi.
- Chair of **IEEE Branch NITD**, Top 2% in coveted JEE Mains 18.

SOFT SKILLS: Self-motivated, Creative and imaginative.