Von Nuemann architecture VS Harvard architecture CPD men. (memory) · can either netherre instruction or transfer data · Can do both at the same tenne Modern Computer Components: ·CPU -Architecture logic unit (ALU) - Registers (has names) - Program Counter / Instruction Pointer (address of next instruction to execute) · Memory (pottern of bits) - Pandom access, constant time - Location Specified by Numerical address - Volatile (when powered, it will lose memory) - Holds instructions, data · BUS - Connects QU, Memory, 7/0 Devices . To Devices - mouse, touch pad - Network interface - Leyboard - Graphics hardware - Sound hardware - Screen - Hard drive / Flash drive CPU X Inside the Computer (ALU) Network Screen A Registers Interface Flash key board Mard Oreve \* Bus limits read/write.

Modern Computer Components: Arithmetic Logic Unit - fixed-point arithmetic operations: Add, Sub, multiply, Divide - Floating-point arithmetic operations - Bitwise operations: And, or, not - Comparison operations: fixed point, floating point, set condition code - Control Flow: Conditional, unconditional sump (Go To, Fortran) - character operations: compane, more I change advers to Some other advers - Interrupt handling Fetch and Execute Cycle: How machine instructions are executed · Starting the cycle - A hard-wind, architecture - specific values is put into - when the computer is first powered up L OXFREFECEF... FFFO on Intel ·Fetch - Get next instruction from memory at address in IP register Ginspuction · Decode - Determine operation from instruction - Get input operands · Execute -Do operation, put outputs of operation in memory or registers as appropriate - change IP to point to next instruction

used quickly accept, store, and transfer Lata and instructions that are being used immediately by the CPU

	6						
	Registers Line	in CPV					
	Intel:	NI, WAREL	The Property	× 2,50	16y 9 30 10		
	8 bit	16 bit			32 bit	64 bit	
	% AH % AL	%AX	] General	General	- %EAX	%RAX	
	% BH % BL	% BX	Purpose Registens	purpose	% EBX	%RBX	
*	% CH % CL	%CX		Neg:stars	% ECX	% RCX	
	%. DH %. DL	% DX -		100000	4.EDX	% RDX	
NE	Telegraph and the	% BP (	Base Pointens, frame pointer		% EBP	1.RBP	
A Sult	NAME OF THE PARTY OF	%59	Stack Pointer	- Desircotth	% ESP	16 RSP	
			instruction Pointe	0	%EIP	%RIP	
	Assembly Instr	ruction Oper	ands:				
	RR		R = Degister		S=I (xe		
Ja .	RM						
To to	MR		I = immedie	ute	1.34 1. January		
	T R > push constant in!						
	I M (anumber)						
		H. Maria	to be a let	be della	S. C. A. M. S. C.		
	Stack:				N. Santa Santa		
	*Intel machines have a stack						
	· Push, pop values						
	· Can build a callstook						
	· Consisting of Stackframes or activation hecords A/R						
3	SINTER Stacks grow from high addresses toward lower addresses						
	Allress	1					
	0	% RSP	dedicated Sta	ch pointer	vegister	A. The same of the	
	1	in tests la		allow by	Salta M		
	HI HI I I I I I I I I I I I I I I I I I						
	or that evertly change the register						
	Fush, pop instructions implicitly use %RSP Register  Intel Push Behavior:						

1. Decrement %. RSP (to lower address)
2. Copy operand value to where %. RSP points

Intel Pop Behavior: 1. Copy value from memory (at address in %RSP) into operand 2. Increment % RSP (to higher address) Assembly Instruction: · Mnemonic operands -Mnemonic defines operation \*- There may be zero or more operands (repending on the instruction) - The assembler translates assembly code into machine instructions - Multiple operands are separated by commas Push %RBX Lapy if on the stade Immediate -> constant value \$ followed by integer, hex, octal, decimal Push ex \$0x14 \$35 \$-35 4 hardcoled constant + without \$, "it's an address 9CC -5 myprog. C myprog. 5 // convert cfile to machine file 9CC myprog. 5 // compile the machine assembly file Register: % EAX % RAX %EBP % RBP Absolute address: An unaddrossed numbers, hex, octal, decimal ex) push 35 (push what's at address 35) Indirect memory & Manipulate memory dynamically in register

ex) mor Q %. FAX, (%. RBP) // more the Value stored at RAX to memory location of RBP

	Indirect with fixed displacement:					
	IMM (90 RBP) // memory address is immediate value					
	1 Cregister plus contents of register					
	fixed displacement					
	ex) -4(%RBP) Auto Variable					
	1/point to another memory location 4 bytes down					
	- bits don't have memory (occation - bits don't have memory (occation - bits don't have memory (occation					
	96RBP>					
	TOR SAME					
	Indirect with index register:					
	(CLRAX, 96RBX)					
	. Index Register					
	Memory address is the sum of the contents of					
	the tro registers.					
	Indirect with index register and fixed displacement:					
	June (% RBX, %RAX)  R Index Reg.					
	Memory address is sum of Imm contents of both registers					
	ex) -8 (%, RBX, %, RAX)					
*	Intel					
	Byte 1 byte					
	Word 2"					
	Long 4"					
	Quad & u					
	Scaled Indirect					
	(, % LAX, 4)					
The Control of the Co	C, COLHA, +)  Scale must be 1, 2, 4, or 8					
	memory advess is contents of register times scare value					

Scaled Indirect with fixed displacement: Imm (, MoRAX, 2) TSCAR memory address is sum of Imm plus product of register and Scale Scaled Indivert with Index Register: (% RAX, % RBX, 8) (% RAX, % RBX, 8) other Index register Memory address is product of index register and scale added to other negister Scaled Indirect with Index register and fixed displacement: Imm ( %RBP, %RAX, 4) -Index register nemory address is sum of Imm plus other register plus the product of index register and scale Push and Pop Instruction: 07/12 90RSP -= 2; % Reg 16 → (%RSP) negib push w many 16 % RSP -= 2; W= word memble -> (GRSP) pushw 16 bits Imm16 9, RSP -= 2; Imm16 -> (% RSP) pushw Reg 32 % RSP -= 4; pushl 2 Reg 32 -> (4. RSP) -- Long push L mem 32 % RSP -= 4; mem 32 -> (°(0RSP) 32 15:15 Imm 32 % RSP -= 4; -PushL Inn 32 -> (9. RSP) Pusha Reg 64 % RSP -= 8; % Reg 64 -> (%.RSP) 0 = Quadword 7. RSP -= 8; Push Q man 64 memby -> (%RSP) 64 bits Push Q Immb4 %KSP-=8; IMM 64 -> (°(ORSP)