

Scaled Indirect with fixed displacement:

$\text{Imm}(\text{, \%RAX}, 2)$

↑ scale

memory address is sum of Imm plus product of register and scale

Scaled Indirect with Index Register:

$(\%RAX, \%RBX, 8)$

↑
other register

↑ scale
↑ Index register

Memory address is product of index register and scale added to other register

Scaled Indirect with Index register and fixed displacement:

$\text{Imm}(\%RBP, \%RAX, 4)$

↑
other register

↑ scale
↑ Index register

Memory address is sum of Imm plus other register plus the product of index register and scale

07/12

Push and Pop Instruction:

	push w	Reg 16	%RSP -= 2;	%Reg 16 → (%RSP)
W = word 16 bits	push w	Mem 16	%RSP -= 2;	Mem 16 → (%RSP)
	push w	Imm 16	%RSP -= 2;	Imm 16 → (%RSP)
	push L	Reg 32	%RSP -= 4;	%Reg 32 → (%RSP)
L = Long 32 bits	push L	Mem 32	%RSP -= 4;	Mem 32 → (%RSP)
	push L	Imm 32	%RSP -= 4;	Imm 32 → (%RSP)
	push Q	Reg 64	%RSP -= 8;	%Reg 64 → (%RSP)
Q = Quadword 64 bits	push Q	Mem 64	%RSP -= 8;	Mem 64 → (%RSP)
	push Q	Imm 64	%RSP -= 8;	Imm 64 → (%RSP)

Pop W Reg 16 (%RSP) \rightarrow %Reg 16; %RSP $+= 2$
 Pop W Mem 16 (%RSP) \rightarrow Mem 16; %RSP $+= 2$
 Pop L Reg 32 (%RSP) \rightarrow %Reg 32; %RSP $+= 4$
 Pop L Mem 32 (%RSP) \rightarrow Mem 32; %RSP $+= 4$
 Pop Q Reg 64 (%RSP) \rightarrow %Reg 64; %RSP $+= 8$
 Pop Q Mem 64 (%RSP) \rightarrow Mem 64; %RSP $+= 8$

* If you push 2/4/8 bytes, you have to pop 2/4/8 bytes.

* Assembly code \rightarrow part of bits in memory ^{pattern}

* Assembly language \neq machine language (bits)

* Every functions set up a stack frame and break down stack frame.

Move Instructions:

Moving (actually copying) Stuff

- movB
- movW
- movL
- movQ

R	R
R	m
m	R
I	R
I	m

* Both operands must be same size.


Move smaller src to larger dest with **Sign** Extension

- movSBW

- movsBL

ex) movsWL

- movsBQ




* preserve sign
⊖

- movsWL

- movsWQ

ex) movsWL

- movsLQ



* preserve sign
⊕


Move Smaller Src to larger Dest with **zero** extension

• movZBW

• movZBL

ex) movZLQ

• movZBQ



• movZWL

• movZWQ

* Just add 0 ignoring the sign of the highest bit.

• movZLQ

Sign Extension for C short, int, long, char

Zero Extension for unsigned char, unsigned int,

↙ unsigned short, unsigned long
a really short number (0~255)

Move Larger Src to smaller Dest: (?)

* 32 bit pointer (i.e. address) implies 2³² memory size.

• R R No; larger registers overlap smaller registers

• R M No; should get the src you want from smaller register


• M R No; should get the memory src you want

• I R No; make immediate the same size as register

• I M No; make immediate the right size

* 64 bit pointer (i.e. address) implies 2⁶⁴ memory size

ex)



movW \$0, %AX

movL \$-1, %EAX

%AX == 0xFFFF

movL \$0, %EAX

movW \$-1, %AX

%EAX = 0000FFFF

movB \$0xF3, %BH

movW %AX, %BX

movL \$0x007FFFFFFF, (%ECX)
32 bit immediate

movSBL %AH, %EAX

movZWL (%EBX), %EDX

Arithmetic Instructions:

Single operand register or memory

Inc	B
Dec	W
Neg	L
Not	Q

operand

8, 16, 32, or 64 bit

Increment by 1

$X++$

Decrement by 1

$X--$

Negate

$X = -X$

Flip bits

$X = \sim X$

16 x86 instructions

Two operands

ADD	B
Sub	W
or	L
and	Q
Xor	

src, dst

$DST += Src$

$DST -= Src$

$DST |= Src$

$DST \&= Src$

$DST \wedge= Src$

* Dest. can change BUT! SRC can NOT change!

Shift Instructions:


Know this!

Two operands SRC specifies how many bits

Src is immediate or %CL

SAL	B
SHL	W
SAR	L
SHR	Q

SAL } Both are left shift
SHL }
SAR } Arithmetic right shift
SHR } Both are right shift
Logical



OF = overflow flag

CF = carry flag

SF = sign flag

* Logical shifts for unsigned

* Arithmetic " for signed (arith. shift = sign preserving)

movl %EAX, %ECX change %CL Register

shl %EDX, %CL

↳ %ECX

Multiplication - Some math

1. The sum of two N -bit numbers may require up to $N+1$ bits. Intel carry flag CF
2. The product of two N -bit numbers may require up to $2N$ bits. Proof follows.

Unsigned Ints	$2^N - 1$	Signed Ints	$2^N - 1$
$0 \dots 2^N - 1$	$\times 2^N - 1$	$-2^{N-1} \dots 2^{N-1} - 1$	$2^N - 1$
	$-2^N + 1$		$-2^{N-1} + 1$
	$(2^N)^2 - 2^N$		$(2^{N-1})^2 - 2^{N-1}$
	$2^{2N} - 2^{N+1} + 1$		$2^{2N-2} - 2^N + 1$

Multiplication Instructions:

One operand, unsigned

Implicit I: mulB operand ← is a register or memory
 I: mulw
 I: mull
 I: mulQ

	16 bit	8 bit	8 bit
ex) mulB opnd 8	%AX ← %AL * opnd 8		
mulw opnd 16	%DX: %AX ← %AX * opnd 16		
mull opnd 32	%EDX: %EAX ← %EAX * opnd 32		
mulQ opnd 64	%RDX: %RAX ← %RAX * opnd 64		

ex) movl \$20, %EAX

mul \$30

→ %EDX == 0

%EAX == 600

IMUL Signed multiplication, two operands

16 bit	• Imul Mem, Reg16	Reg16 *= mem16
	• Imul Reg16, Reg16	Reg16 *= Reg16
	• Imul Imm8, Reg16	Reg16 *= Imm8
	• Imul Imm16, Reg16	Reg16 *= Imm16

32 bit	SRC	Dest
IMUL	mem, Reg32	Reg32 *= mem
	Reg16, Reg32	Reg32 *= Reg16
	Reg32s, Reg32d	Reg32d *= Reg32s
	Imm8, Reg32	Reg32 *= Imm8
	Imm16, Reg32	Reg32 *= Imm16
	Imm32, Reg32	Reg32 *= Imm32

* size of the src, determine size of the dest.
 * register is always a dest.

07/17 Intel Division Instructions:

Unsigned integers, one operand
 * USE ctd before 'Div

DivB opnd %AL ← %AX / opnd Quotient
 %AH ← %AX %opnd Remainder

DivW opnd %AX ← %DX : %AX / opnd
 %DX ← %DX : %AX %opnd

DivL opnd %EAX ← %EDX : %EAX / opnd
 %EDX ← %EDX : %EAX %opnd

For signed integers,
 IDIB
 IDIW
 IDIL
 IDIQ

DivQ opnd %RAX ← %RDX : %RAX / opnd
 %RDX ← %RDX : %RAX %opnd

Comments:

- opnd is register or memory (not Immediate)
- Must set high part of register pair even if numerator fits in one register
- Dividing by 1 still gets you results that fit in two registers.
- Implicit use of %AX, %EAX, %RAX registers
- Dividing by 0 stops execution.