



## Von Neumann architecture VS Harvard architecture



- can either retrieve instruction or transfer data



- Can do both at the same time

## Modern Computer Components:

### • CPU

- Architecture logic unit (ALU)
- Registers (has names)
- Program Counter / Instruction Pointer (address of next instruction to execute)

### • Memory (pattern of bits)

- Random access, constant time
- Location Specified by numerical address
- Volatile (when powered, it will lose memory)
- Holds instructions, data


### • BUS

- Connects CPU, Memory, I/O Devices

### • I/O Devices

- mouse, touchpad
- keyboard
- Screen
- Hard drive / flash drive
- Network interface
- Graphics hardware
- Sound hardware

\* Inside the Computer



\* Bus limits read/write.



## Modern Computer Components:

### Arithmetic Logic Unit

- Fixed-point arithmetic operations: Add, Sub, Multiply, Divide
  - Floating-point arithmetic operations
  - Bitwise operations: And, or, not
  - Comparison operations: fixed point, floating point, set condition code
  - Control flow: conditional, unconditional jump (Go To, Fortran)
  - Character operations: compare, move
  - Interrupt handling
- change address to  
some other address



### Fetch and Execute Cycle: How machine instructions are executed

- Starting the cycle
  - A hard-wired, architecture-specific value is put into the IP
  - When the computer is first powered up
    - ↳ 0xFFFFFFFF ... FFF0 on Intel

- Fetch
  - Get next instruction from memory at address in IP register  
↳ Instruction Pointer
- Decode
  - Determine operation from instruction
  - Get input operands
- Execute
  - Do operation, put outputs of operation in memory or registers as appropriate
  - Change IP to point to next instruction





used to quickly accept, store, and transfer data and instructions that are being used immediately by the CPU

## Registers Line in CPU

Intel:

8 bit		16 bit		32 bit	64 bit	
%AH	%AL	%AX	General Purpose Registers	%EAX	%RAX	
%BH	%BL	%BX		General Purpose Registers	%EBX	%RBX
%CH	%CL	%CX			%ECX	%RCX
%DH	%DL	%DX			%EDX	%RDX
		%BP	Base Pointers, frame pointer		%EBP	%RBP
		%SP	Stack Pointer	%ESP	%RSP	
		%IP	Instruction Pointer	%EIP	%RIP	

## Assembly Instruction Operands:

R R

R = Register

ex) I = 3

R M

M = Memory

~~3~~ I BAD!

M R

I = immediate

I R

→ push constant in!  
(a number)

I M

## Stack:


\* Intel machines have a stack

• Push, pop values

• Can build a call stack

• Consisting of Stack frames or activation records A/R

\* Intel stacks grow from high addresses toward lower addresses



%RSP Dedicated stack pointer register

nothing in machine lang.  
that overtly change the register

Push, pop instructions implicitly use %RSP Register

## Intel Push Behavior:

1. Decrement %RSP (to lower address)
2. Copy operand value to where %RSP points



## Intel Pop Behavior:

1. Copy value from memory (at address in %RSP) into operand
2. Increment %RSP (to higher address)

## Assembly Instruction:

### \* Mnemonic operands

- Mnemonic defines operation
- There may be zero or more operands (depending on the instruction)
- The assembler translates assembly code into machine instructions
- Multiple operands are separated by commas

Push %RBX (copy it on the stack)  
↳ register

### Immediate → Constant value

\$ followed by integer, hex, octal, decimal

Push ex) \$0X1F \$35 \$-35  
↳ hardcoded constant → without \$, it's an address

```
gcc -S myprog.c myprog.s // convert c file to machine assembly file
gcc myprog.s // compile the machine assembly file
```

### Register:

%EAX      %RAX

%EBP      %RBP

### Absolute address:

An unaddressed numbers, hex, octal, decimal

ex) push 35 (push what's at address 35)

### Indirect

(%EAX)

change the value in this address

memory address contained in register

\* Manipulate memory dynamically

ex) movq %RAX, (%RBP) // move the value stored at RAX to memory location of RBP



### Indirect with fixed displacement:


`Imm(%RBP)`

// memory address is immediate value  
plus contents of register

↑ register  
↑ fixed displacement

ex) `-4(%RBP)` Auto variable

// point to another memory location 4 bytes down



- bits don't have memory location  
- can only access individual bytes

### Indirect with index register:

`(%RAX, %RBX)`

↑ Index Register

Memory address is the sum of the contents of the two registers.

### Indirect with index register and fixed displacement:

`Imm(%RBX, %RAX)`

↑ Index Reg.

Memory address is sum of Imm contents of both registers

ex) `-8(%RBX, %RAX)`

*	Intel
Byte	1 byte
Word	2 "
Long	4 "
Quad	8 "

### Scaled Indirect

`(, %RAX, 4)`

↑ scale must be  
1, 2, 4, or 8

memory address is contents of register times scale value



### Scaled Indirect with fixed displacement:

$\text{Imm}(\text{, \%RAX}, 2)$

↑ scale

memory address is sum of Imm plus product of register and scale

### Scaled Indirect with Index Register:

$(\%RAX, \%RBX, 8)$

↑  
other register

↑ scale  
↑ Index register

Memory address is product of index register and scale added to other register

### Scaled Indirect with Index register and fixed displacement:

$\text{Imm}(\%RBP, \%RAX, 4)$

↑  
other register

↑ scale  
↑ Index register

Memory address is sum of Imm plus other register plus the product of index register and scale

07/12

### Push and Pop Instruction:

	push w	Reg 16	%RSP -= 2;	%Reg 16 → (%RSP)
W = word 16 bits	push w	Mem 16	%RSP -= 2;	Mem 16 → (%RSP)
	push w	Imm 16	%RSP -= 2;	Imm 16 → (%RSP)
	push L	Reg 32	%RSP -= 4;	%Reg 32 → (%RSP)
L = Long 32 bits	push L	Mem 32	%RSP -= 4;	Mem 32 → (%RSP)
	push L	Imm 32	%RSP -= 4;	Imm 32 → (%RSP)
	push Q	Reg 64	%RSP -= 8;	%Reg 64 → (%RSP)
Q = Quadword 64 bits	push Q	Mem 64	%RSP -= 8;	Mem 64 → (%RSP)
	push Q	Imm 64	%RSP -= 8;	Imm 64 → (%RSP)