Scaled Indirect with fixed displacement: Imm (, MoRAX, 2) TSCAR memory address is sum of Imm plus product of register and Scale Scaled Indivert with Index Register: (% RAX, % RBX, 8) (% RAX, % RBX, 8) other Index register Memory address is product of index register and scale added to other negister Scaled Indirect with Index register and fixed displacement: Imm (%RBP, %RAX, 4) -Index register nemory address is sum of Imm plus other register plus the product of index register and scale Push and Pop Instruction: 07/12 90RSP -= 2; % Reg 16 → (%RSP) negib push w many 16 % RSP -= 2; W= word memble -> (GRSP) pushw 16 bits Imm16 9, RSP -= 2; Imm16 -> (% RSP) pushw Reg 32 % RSP -= 4; pushl 2 Reg 32 -> (4. RSP) -- Long push L mem 32 % RSP -= 4; mem 32 -> (°(0RSP) 32 15:15 Imm 32 % RSP -= 4; -PushL Inn 32 -> (9. RSP) Pusha Reg 64 % RSP -= 8; % Reg 64 -> (%.RSP) 0 = Quadword 7. RSP -= 8; Push Q man 64 memby -> (%RSP) 64 bits Push Q Immb4 %KSP-=8; IMM 64 -> (°(ORSP)

(%RSP) → %Reg 16; %.RSP +=2 Pop W Reg 16 (%RSP) -> Mem 16; %RSP += 2 mem16 Pop W (1.RSP) -> 1/2 Reg 32; 1/2 RSP +=4 Pop L Reg 32 (96RSP) -> Mem 32; 9.RSP += 4 Mem 32 (8,85P) -> 8 Reg 64; 7. RSP +=8 Regbit Pop Q Pop Q (x,RSP) -> mem 64; %,RSP += 8 mem 64 XIF you push 2/4/8 bytes, you have to pop 2/4/8 bytes. * Assembly code -> part of bits in memory pattern * Assembly language + madrine language (bifts) \$XErry functions Set up a stack frame and break down Stack Frame. More Instructions: moving (actually copying) Stuff R · mov B XBoth operands must m Woom -R be same size. Iromo R · mova More smaller size to larger Dest with Sign Extension · movs Bri ex) morsil · movs BL ABICO => IFFIFFIARICO *presque sign · movs Ba -Movs WL ex) movs WL DW Svom. [07/89] => [00/00/07/89] * preserve sign · MOUSLQ 0

	Move Smaller src to larger Dest with Zero extension						
	·morzbw						
	-movzBL ex) morzLa						
	· mov ZBQ FA BD ECHO => TOO100100 FA BD ECIGO						
	· movzwl 4 byte 8 byte Quadword						
	·mov Z WQ X Just add 0 ignoring the sign of .mov Z LQ the highest bit.						
	· morz LQ the highest bit.						
	Sign Extension for C Short, int, long, char						
	Zero Extension for unsigned char, unsigned int,						
	a really short & unsigned short, unsigned long						
	number (0~255)						
	no see la sur ser to smaller met: (3)						
x32 bit pointer lize	Move Larger 5rc to Smaller Dest: (?) . R R No; larger registers overlap smaller negisters						
address) impires							
232 memory	· R Mo; should get the src you want from smaller register · M R No; should get the womony src you want						
(1.e. address)	"IR No; make immediate the same size as register						
memory 5:22	· In No make immediate the right size						
	ex) morw \$0, %AX						
	MOVL \$-1, %EAX %AX == 0XFFFF						

	mort \$0, % EAX						
	mov W \$-1, %. AX %FAX= 0000 FFFF						
	MOVB GOXF3, %BH						
	may w %AX, %BX						
	mov L \$0x007FFFFF, (°66CX)						
	32 bit immediate						
	MOVSBL YORH, YOEAX						
	morzwe (SEBX), SEDX						

Argthmeti	c Inst	ru Ctrons:		
Single	peran	d register or men	nory	
[Inc]	Maria Company		Increment by 1	X++
Dee	W	operand	Decrement by 3	_ X
Neg	L	C8,16, 32, or 64	Negate Negate	X=-X
_ No+-	Laj		Flip bits	X=~X
16 1/199.	instruct	lons		
Two ope	wands			
	7		t= src	
	W		-z Src	
or	L		1= src	
	Q)		k= src	
Xor J			N= Src	
[Kor]		031		
-Two oper	rands immedia	src specifies how the or You		
SAL	12	SAL Both one SHL left shift	OF ELSB	0
SAR	121	- Arethmetic	Arithmetic right shift	
LSHRJ	10	SAR) Both one SHR) right shift		CF.
Larks	L & J	Flogical	MSB LSB	
of= overf	low flag		SHR OF	> CF
CF= car			mas LSB	Least sig. Bit
5F= 5%			bit.	
			THE RESERVE THE PERSON NAMED IN COLUMN 1	
* Logical	Shifts	s for unsigned	1010, 1017, 90 (19)	
* Authorst	de "	for signed (Avi	th. shift = 59gh preserve	ng)
march 9/F	AX 96.51	CX change Y.CL Ro		-
SHL %E	DX, 91. C	L		
		-9.ECX		
				The state of the s

, , , , , , , , , , , , , , , , , , , ,	Multiplication - Some math				
	1. The Sum of two N-bit. numbers may require up to				
	N+1 bits. Intel corry flag CF				
	2. The product of two N-bit numbers may require up				
	to 2N 6ts. Proof follows.				
	Unsigned Ints 2"-1 Signed Ints 2"-1				
	$02^{N}-1$ $\times 2^{N}-1$ $-2^{N-1}2^{N-1}-1$ $2^{N}-1$				
	$-2^{N}+1$				
	$(2n)^2 - 2n$ $(2n+1)^2 - 2n+1$				
	$5_{54-5}-5_{10+1}+1$				
	Multiplication Instructions:				
	One operand, unsigned				
·x -	Mul B operand is a register				
Indiax :	mui b or memory				
	I - mull				
	I mula				
	16 bit 8 bit 8 bit				
	85myo * JA.7° => XA.9° 85mgo Blum (xs				
	mul w opndib & SDX: 8AX = 06AX * opndib				
	Mull opnd32 %FDX: XEAX (= 16EAX * opnd32				
	mula spud64 %.RDX: %.EAX & %RAX * spud64				
	ex) MONL \$20, %EAX				
	MUIL \$30				
	→ % EDX == 0				
	% € AX == 600				
	Inul Signed multiplication, two operands				
1664	· I mul mem Roglo Reglo x= memb				
	· Imul Regilos, Regilos Regilos X= Regilos				
	· Inul Imml, Reg 16 Reg 16 X= Immlb				
	J. Tung				

32 bit 5RC Dest
mus mem, Reg 32 Reg 32 X= mem
Reg16, Reg32 Reg32 X= Reg16
Rey325, Reg326 Reg320 X= Reg325
Imm8, Reg 32 Reg 32 X= Imm8
Immll, Reg 32 Reg 32 x= Immlé
Inn 32, Reg 32 Reg 32 X= Imm 32
X size of the src, determine size of the dest.
* register is always a lest.
S Company of the second of the
Intel Division Instructions!
Unsigned integers, one operand
XUSE CIté before i D'IV
DivB opnd %ALE %AX/opnd Quotient
%AH € %AX % opnd Remainder
DIVW opnd 9.AX = 90DX: 1.AX lopnd
80005 40.0x = ,9.0x: 40.00 = X0.00
DIVE opni 7, EAX & 7, EDX TOEAX TOPNIA
%EDX € %EDX: %EAX % opud
an principle to how
DRVQ opnd °(.RAX = %ROX: %RAX lopnd
% RDX € % RDX: % RAX, % opend
128 bet neglister pair
Comments: 27.894
· opnd is register or memory (not Immediate)
· must set high part of negister parr even if
humanator fits in one register
· Dividing by I still gets you results that fit in
two registers.
· Implicit use of of AX; of EAX, of RAX registers

· Dividing by 0 stops execution.

07/17