

Simplifying a sum-of-products logic expression using algebraic rules

Ex) $\bar{A}BC + A\bar{B}C + ABC\bar{C} + ABC$

original SOP expr.

$$\underbrace{\bar{A}BC + ABC}_{\rightarrow BC} + \bar{A}\bar{B}C + A\bar{B}\bar{C}$$

algebraic reordering

$$BC + (\bar{A}C + A\bar{C}) + A\bar{B}\bar{C}$$

distributive

$$BC + A(C + \bar{A}) + A\bar{B}\bar{C}$$

Identities

$$BC + AB + A\bar{B}\bar{C}$$

DeMorgan

$$BC + A(B + \bar{B}\bar{C})$$

Refactoring

$$BC + A(B + C)$$

Identities

$$BC + AB + AC$$

Distributive

Final simplified

Expression equivalent

To original expression

08/09



Proof:

W	y	\bar{w}	$\bar{w}y$	$w + \bar{w}y$	wy
0	0	1	0	0	0
0	1	1	1	1	1
1	0	0	0	1	0
1	1	0	0	1	1

All possible input combinations
Same result
for all possible w,y values

DeMorgan

$$\neg(P \wedge Q) \Leftrightarrow \neg P \vee \neg Q \text{ formal statement}$$

Negation of Conjunction is equal to disjunction of negations.

{
 ^ AND conjunction
 v OR Disjunction

Formal proof using Truth tables

P	Q	$P \wedge Q$	$\neg(P \wedge Q)$	$\neg P$	$\neg Q$	$\neg P \vee \neg Q$
0	0	0	1	1	1	1
0	1	0	1	1	0	1
1	0	0	1	0	1	1
1	1	1	0	0	0	0

can prove any two-variable proposition using truth tables.

P	Q	$P \vee Q$	$\neg(P \vee Q)$	$\neg P$	$\neg Q$	$\neg P \wedge \neg Q$
0	0	0	1	1	1	1
0	1	1	0	1	0	0
1	0	1	0	0	1	0
1	1	1	0	0	0	0

Same

Same

Gray Binary Code:

Formal Definition: A gray code assigns to each of a contiguous set of integers or to each member of a circular list; A list of symbols s.t. any two adjacent words differ by just one symbol.

* For binary, our symbols are 0 and 1.

Gray Binary Code is a binary numbering system where successive values differ by only 1 bit.

ex)

0 0000

1 0001

2 0010 changed 2 bits

3 0011

4 0100 changed 3 bits

5 0101

6 0110

7 0111

8 1000 changed 4 bits

*Gray binary code is a reflected binary code.

The N bit gray code can be recursively generated from the list for N-1 bit gray code.

1 bit Gray Binary code

0

1

2 bit Gray Binary code

00

01

11

10

*Differ only in 1 bit

3 bit Gray Binary code

000

001

011

010

110

111

101

100

*Differ only in 1 bit

*differently ordered than regular bits

Steps to generate N-bit Gray Binary code from N-1 bit gray binary code

1. List the N-1 bit gray binary code in order
2. List the entries in the N-1 bit gray binary code in reverse order (Reflection Step)
3. Prefix the first half of your new list with 0, prefix the second half with one. (Prefix Step)

ex) 2 bit Gray Binary Code

	0 0
prefix	0 1
	1 1
	1 0

3 bit Gray Binary Code

0 0 0
0 0 1 reflect
0 1 1
0 1 0 reflect
1 1 0
1 1 1
1 0 1
1 0 0

N bit gray code is permutation from 0 to N-1 code.

$$0 \dots 2^N - 1$$

- Each number only appears once.
- N-1 bit list is embedded in the first half of N bit gray binary code sequence.
- Each entry list differs by only one bit (last \rightarrow first, is only one bit different) ~~circular list~~.



Karnaugh Maps (K-map):

- Using visual representation of logic circuits to find the minimal number of logic circuits.

Two-variable Karnaugh map

A	0	1
\bar{A}	$\bar{A}\bar{B}$	$A\bar{B}$
B	$\bar{A}B$	AB

A	0	1
\bar{A}	0	0
B	1	1

A	0	1
\bar{A}	0	1
B	1	1

Short hand
Just fill in
the boxes
where output=1

From Truth table

$$\bar{A}\bar{B} + A\bar{B} = 1$$

Sum of products logic expression derived
directly from truth table.
(SOP logic expression)

Simplify Example

	$A \setminus B$	0	1
0	0	0	0
1	1	1	1


$\bar{A}\bar{B} + A\bar{B}$
Simplifies to
 A .

	$A \setminus B$	0	1
0	0	0	0
1	1	1	1

A

	$A \setminus B$	0	1
0	0	1	1
1	1	1	1

\bar{A}



$$\text{Out} = \bar{A}\bar{B} + A\bar{B} + AB + A\bar{B} = A + B$$

$\text{Out} = A + B$

	$A \setminus B$	0	1
0	0	1	1
1	1	1	1

\bar{B}

	$A \setminus B$	0	1
0	0	0	0
1	1	1	1

B

	$A \setminus B$	0	1
0	0	0	0
1	1	1	1

$$A + \bar{A}B \\ = A + B \leftarrow \text{Simpler better}$$

Three variable Karnaugh map:

	$A \setminus BC$	00	01	11	10
0	0	0	0	0	0
1	1	1	1	1	1

Sequence follows Gray Binary Code

	$A \setminus BC$	00	01	11	10
0	0	1	1	1	1
1	1	1	1	1	1

\bar{A}

	$A \setminus BC$	00	01	11	10
0	0	1	1	1	1
1	1	1	1	1	1

C

	$A \setminus BC$	00	01	11	10
0	0	1	1	1	1
1	1	1	1	1	1

\bar{C}

	$A \setminus BC$	00	01	11	10
0	0	1	1	1	1
1	1	1	1	1	1

$\bar{A}C$

	$A \setminus BC$	00	01	11	10
0	0	1	1	1	1
1	1	1	1	1	1

$\bar{B}C$

	$A \setminus BC$	00	01	11	10
0	0	0	1	1	1
1	1	1	1	1	1

ABC

*The more numbers there are, simpler the expression.

More ex)


A	CD	00	01	11	10
0			1		1
1		1		1	

$$\bar{A}\bar{B}C + \bar{A}\bar{B}\bar{C} +$$


$$A\bar{B}\bar{C} + ABC$$

*Exception: Cannot Simplify

4 variable Karnaugh map:



*Wraps around top-bottom and left-right to form a torus.



ex)

AB	CD	00	01	11	10
00					
01			1	1	
11			1	1	
10					

BD

AB	CD	00	01	11	10
00		1			1
01		1			1
11		1			1
10		1			1

D

AB	CD	00	01	11	10
00		1	1	1	1
01					
11					
10		1	1	1	1

\bar{B}

AB	CD	00	01	11	10
00		1			1
01					
11					
10		1			1

$\bar{B}\bar{D}$

AB	CD	00	01	11	10
00			1	1	1
01				1	1
11			1	1	1
10		1			

$$\bar{A}\bar{D} + \bar{A}\bar{C} + BD + BC + A\bar{B}\bar{C}\bar{D}$$

*Gray Binary Code allows the grouping to work!


Steps:

1. Design initial circuit with a truth table.
2. Determine how many inputs, which outputs are 1.
3. Draw a Karnaugh map for N inputs.
4. Fill in Karnaugh map cells corresponding to outputs == 1
5. Find groups of rows, columns. The larger the group, the simpler the expression.
6. Build simplified expression from Karnaugh map groups.
7. Build simplified circuit.

AB	CD	00	01	11	10
00	00				
01	01				
11	11				
10	10				

AB	CD	00	01	11	10
00	00	1	1	1	1
01	01	1	1	1	1
11	11	1	1	1	1
10	10	1	1	1	1

= 1



Circuit Adder:

Adds two binary numbers

(insufficient) ex) half adder



Half adder - adds two binary bits; outputs are 1 bit sum and 1 bit carry

ex) Inputs A B

A	B	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$$\text{Sum} = \overline{A}B + A\overline{B}$$

$$\text{Carry} = AB$$



*Two half adder ≠ full adder

Full adder:

Full adder adds two binary digits (bits) and an input carry. Outputs are sum and carry (out).

A	B	Carry In	Sum	Carry Out
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$$\text{Sum} = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}C + ABC$$

*C for carry in.

$$\text{Carry out} = ABC + \bar{A}BC + A\bar{B}C + AB\bar{C}$$



*SDP for Sum, Carry out.

A	B	C	00	01	11	10
0			1	1	1	1
1			1	1	1	1

Sum did not simplify

A	B	C	00	01	11	10
0			1	1	1	1
1			1	1	1	1

Carry out simplifies to
AB + BC + AC from Karnaugh map






Combinational Circuit: Output depends only on current inputs

Sequential Circuit: output depends on current input signals and a sequence of past input signals.

RS Latch:



NAND = Not AND

*Memory for 1 bit


Set

$$R=0, S=1 \rightarrow \text{Set } Q_A=0, Q_B=1$$

$$R=1, S=0 \rightarrow \text{Set } Q_A=1, Q_B=0$$

$$R=1, S=1 \rightarrow Q_A \text{ is held to } 0 \text{ or } 1 \quad * \text{Put in memory}$$

$$R=0, S=0 \rightarrow \text{Undefined; do not do this!}$$



Negated or
gates

*Memory for 1 bit

Set


$$R=0, S=1 \rightarrow \text{Set } Q_A=1, Q_B=0$$

$$R=1, S=0 \rightarrow \text{Set } Q_A=0, Q_B=1$$

$$R=1, S=1 \rightarrow \text{Undefined; do not do this!}$$

$$R=0, S=0 \rightarrow Q_A \text{ is held to } 0 \text{ or } 1 \quad * \text{Put in memory}$$

D Latch: Control circuits with clock



• Input D is either 0 or 1

• Q_A, Q_B is either 0,1 or 1,0 never 0,0

• Clock signal: a regular electric signal looks like a square wave ...

• Output of D Latch only changes when clock signal changes from 0 to 1.

Hardware Memory:

Static Random Access Memory (SRAM)

- Bistable - two stable states
- Cell - hardware term for 1 bit
- As long as power on, SRAM will retain its value.
- SRAM is used for cache memory.

SRAM Advantages:

1. SRAM faster than DRAM
2. Structurally more complex
3. More expensive per unit storage than DRAM
4. Does not need periodic refresh.

Dynamic Random Access Memory (DRAM):

- Storing each bit in its own capacitor
- Capacitor $\begin{matrix} \xrightarrow{\text{charge}} \\ \xleftarrow{\text{discharge}} \end{matrix}$
- Capacitor gradually lose charge over time \rightarrow refresh
- Refresh periodically to not lose data
 - ↳ Refresh interval (typical): 64 millsec
 - ↳ Capacitor Refresh Logic
- DRAM Memory controller handles transfers of w bits to/from memory chip.
- DRAM memory arranged as two-dimensional array

DRAM Advantages:

- Structural simplicity
- More bits per unit area

DRAM Organization:

DRAM Notation $d \times w$

$\begin{array}{c} \text{Word size in} \\ \text{bits} \end{array}$
of words on chip

* Cell = 1 bit

* Supercell = word

DRAM memory access takes two signals

- Row access strobe - select a row
- Column access strobe - select a column in the row

* Memory controller translates (linear) main memory address into Supercell
Row, column

* Multiple DRAM chips are stored on memory modules

DRAM example:

- 64 megabyte memory module using eight 64 megabit DRAM chips, each DRAM chips, each DRAM chip 8 Meg \times 8. Each chip is numbered 0 to 7. Word (Supercell) size is 8 bits.
- Two-dimensional array on each DRAM chip is 4096×2048
(Not quite square)

DRAM Main Memory Access:

• DRAM memory controller translates main memory address into Row I,
Column J

• I and J are send to DRAM memory module which addresses the
same cell on every trip.

• Circuitry in memory module aggregates or distributes bytes into
64 bit transfers to/from memory module intersecting: Adjacent bytes
of main memory are actually stored in separate DRAM chips.

SIMM - Single In-line Memory Module:

- 72 pins, 32 bit memory transfers
- Originally for 32 bit machines.
- Paired up for 64 bit machines to get 64 bit transfers.

DIMM - Dual Inline Memory Module:

- 168 pins, 64-bit memory transfers
- Replaced paired Simms in 64 bit machines

Access to SRAM memory - Hardware Decoder


- N inputs, 2^N outputs N is 32 for 32 bit machines
- Exactly one output for every possible input pattern



Hardware Interrupts:

Def: An electronic signal sent from hardware devices to the Processor (CPU) to indicate an event that needs attention.

- Happen asynchronously (middle of execution)
- Implemented using signals from external device
- 100 different hardware interrupt signals
- Inform OS with IO request
 - ex) Press key on keyboard \rightarrow interrupt
- AS processor Fetch-Decode-Execute to see any interrupt occurs
- Interrupt stops FDE cycle
- Invokes interrupt handler \rightarrow FDE cycle
- Interrupt can happen anytime



Analogy: Prof. Stop when Someone raises hand \rightarrow answer question \rightarrow continue lecturing

* Process has to finish on all processors.

~~★~~ Polling: CPU goes through every single peripherals

- Not too efficient
- Timer interrupts (Not implying program errors)
- OS > kernel

Software interrupts:

- Originate either by an exceptional condition within the processor or by special machine instructions that cause an interrupt when executed
- TRAP or Exception

Interrupts vs Signals vs Exceptions

- Signal handler - handle various signals during execution
- CPU responds to hardware interrupt (efficient for CPU to manage multiple peripherals.)
- Can be handled and then resume execution
- Exception
 - return value
 - print out error message
 - send diff. error message for other program to catch
 - stop the program

↳ cannot resume execution

~~★~~ Variadic C functions

A variadic function can take different number of arguments

e.g. `int printf(const char * fmt, ...)`

```
#include <STDARG.H>
```

C macros for manipulation of variadic argument lists.

```
VA_LIST AP;
```

```
VA_Start(AP, FMT);
```

↑
instance
of va_list

last named
arg

```
VA_End(AP)
```

↳ Does necessary clean up

```
VA_ARG(AP, Typename)
```

↳
returns a value of type specified
in typename Arg and advances AP
to next unnamed arg

```
#include <STDARG.H>
```

```
#include <STDOID.H>
```

```
double average (int count, ...){
```

```
    VA_LIST AP;
```

↳ argument
pointer

```
    int i;
```

```
    double sum = 0.0;
```

```
    VA_Start(AP, count);
```

↳ initialize AP
↳ last named arg

```
    for (i=0; i < count; i++) {
```

```
        sum += VA_Arg(AP, int);
```

```
}
```

```
    VA_End(AP);
```

```
    return sum / count;
```

```
}
```

It is also possible to manipulate the entire set of variadic arguments all at once.

```
void error (const char *fmt, ...){  
    VA_LIST args;  
    VA_Start (args, fmt);  
    printf ("Error");  
    vprintf (fmt, args); ← vprintf()  
    print ("\n");           ← vfprintf()  
    VSprintf();            ← vsprintf()  
    VA-END (args);  
}
```

Three ways to know the size of the variadic argument list.

1. Pass the number of variadic args (see prev. ex.)
2. Pass some special sentinel value
3. Use a pattern in one arg that matches a variadic arg to something in the pattern (e.g. scanf() / printf() format specifiers)
* can infer type of variadic arg from format specifier.