## 一、 目標


用演算法 bubble sort 的原理對 data 進行排序,須注意的有下列 3 點:

- i. 由小排到大。
- ii. 每完成一個循環,最後一個 data 都會固定下來,不必再考慮。
- iii. 若已經排好了可以提前結束。


有了以上的觀念,設計出來的 Bubble Sort 我覺得蠻有效率的。

## 二、設計

Bubble sort 電路、Testbench、Memory(RAM)的關係如下:



State Transition Graph:




### 註解:


s0、s1 為準備階段,主要處理 s2 時所要用到的其中一個值 temp1,接著在 s2 可以得到兩個值(temp1、temp2),並比大小。

s3 是寫值的階段,寫完繼續回去 s2 比大小;若是一個循環的最後,則進入 s4 寫入最後一個 data,接著回到 s1 開始新的循環。

#### Block Diagram:



## Dv 模擬電路:



#### Make sim1: (結果為 Congratulations All PASS!!!)

```
[dld0026@ic26 ~/temp]$ make sim1
rm -rf *.log INCA_libs
rcverilog header.v Bubble.v Bubble_tb.v +define+TEST1 +access+r
rcverilog: 14.10-s005: (c) Copyright 1995-2014 Cadence Design Systems, Inc.
file: header.v
file: Bubble.v
module worklib.Bubble:v
file: Bubble_tb.v
file: Bubble_tb.v
module worklib.Bubble_tb:v
errors: 0, warnings: 0
                                       g: 14.10
sader.v
sable.v
module worklib.Bubble:v
errors: 0, warnings: 0
module worklib.SRAM:v
errors: 0, warnings: 0
Caching library 'worklib' .... Done
Elaborating the design hierarchy:
Building instance overlay tables: .... Done
Generating native compiled code:
worklib.Bubble:v <0x2e6db472>
streams: 5, words: 6230
worklib.Bubble:bt:v <0x340cd727>
streams: 6, words: 5779
worklib.SRAM:v <0x1da8622b>
streams: 4, words: 1155
Building instance specific data structures.
Loading native compiled code: .... Done
Design hierarchy summary:

Modules: 3
Registers: 31 31
Scalar wires: 4 -
Vectored wires: 4 -
Always blocks: 5 5
Lighments: 1 1
Lighments: 1 1
Lighments: .... Done
     Everdi3*: Enable Parallel Dumping.
Acsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
Acsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
Acsim> run
Acsim
     ongratulations All PASS !!!
```

# Make sim2: (結果為 Congratulations All PASS !!!)

```
worklib.Bubble:v <0x2e6db472>
streams: 5, words: 6230
worklib.Bubble_tb:v <0x240cd727>
streams: 6, words: 5779
worklib.SRAM:v <0x1da8622b>
streams: 4, words: 1155
Building instance specific data structures.
Loading native compiled code:
Design hierarchy summary:
Instances Unique
3 3 3
  ncsim> ounce /osi/cau/cau/cau/cau/cau/cous/shca/files/hicsim= In
FSDB Dumper for IUS, Release Verdi3_J-2014.12-SP3, Linux, 07/05/2015
(C) 1996 - 2015 by Synopsys, Inc. -
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'Bubble.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
    Congratulations All PASS !!!
   Simulation complete via $finish(1) at time 3348 NS + 3
./Bubble_tb.v:123 $finish;
ncsim> exit
```

#### Make syn1: (結果為 Congratulations All PASS !!!)

```
Semilution complete via $finish(1) at time 334B NS + 3
,/Bubble to vi23
./Bubble to vi23
./
```

```
madule storics (Departments) 0
```

```
;
bble_syn.v Bubble_tb.v .v /theda21_2/CBDK_IC_Contest/cur/Verilog/tsmc13.v +define+SDF +define+TEST2 +access+r
: (c) Copyright 1595-2014 Cadence Design Systems, Inc.
                                                            "leg INCA libe | syw Subble th. w/sheda:

103 | 14.10-1003: (47 loopyight 1393-2014 Cadence
| 14.10-1003: (47 loop
  Bubble_DW_cmp_0 r338 ( .Altemp1), .B(RDete), .TC(1'b1), .GE_LT(1'b0), celab: *W_CUVMSP ( ./Bubble_syn.v,223/21): 1 output port was not connected celab: ( ./Bubble_syn.v,8): EQ.NE
DFFNSRX1 \state_reg[1] ( .D(next_state[1]), .CKN(clk), .SN(1'bl), .RN(n397), .cclab: *W,CUVMSP (./Bubble_syn.v.391[24): l output port was not connected: .cclab: (/theda21_2/CBOK_IC_Contest/cur/Verilog/tsmc13.v.19089): QN
                                                              (/thedazl_2/CBDK_IC_Context/cur/Verilog/tsmcl3.v.19089
Remaing SDF file from location "./Bubble.sdf".
Annotating SDF timing data
Compiled SDF file: Bubble.zdf.X
Log file: Bubble_tb.bubble
Configuration file:
    Backannotation scope: Bubble_tb.bubble
Configuration file:
    Scale factors:
    Scale factors:

                                                                                in

For IUS, Release Verdi2_J-2014.12-SP3, Linux, 07/05/2015

- 2015 by Synopeys, Inc.

FOOD WARNING: The FSOD file already exists. Overwriting the FSOD file may crash

: Create Food file bubble_syn.fadb:

: Degin traversing the scopes, layer (0).

: End of traversing.
```

## 三、 問題與討論

- 1. 終於到最後一個 Lab 了,感謝助教一直以來的 carry,也感謝我的肝不離不棄。
- 2. Lab5 Bonus 的 RAM 是可以同時讀跟寫的嗎?還有它是給 Address 馬上可以讀寫嗎? (問於 ilms)

(林柏淵, stalkerking7@gmail.com, 2018-06-10 13:21)

講解有說喔~可以同時讀寫

(吳紹齊, wsc861029@gmail.com, 2018-06-10 13:29)

那理論上可以WAddr跟RAddr為不同值嗎? 因為試了好像不行qq

(林楷宸, 1038790@gmail.com, 2018-06-10 14:33)

同學你好,

可以不同值喔,

我就是不同值的寫法,

你可能在注意一下你是不是有重複給值之類惡問題

By TA.

我這次實作的 RAddr、WAddr 都是設定成一樣,一起變化,經過助教的解釋發現或許不需要這樣,暑假會多嘗試不同方法提升效能。