

SHAPEIC: DESIGN-SPACE EXPLORATION

Hierarchical LUT-based exploration from electrical models to layout-aware design

Daniel Arevalos

AEMY Group

Table of Contents

1. The Analog Sizing Problem
2. ShapelC: Building the Design Space
3. Simulation-Based vs ShapelC Exploration
4. Layout-Aware Exploration
5. Current Status & What is Next ?

The Analog Sizing Problem

a

ShapelC: Building the Design Space

a

Simulation-Based vs ShapelyC Exploration

a

Layout-Aware Exploration

a

Current Status & What is Next ?

a