

ShapeIC-Cellkit

Primitives

- diff pair
- current mirror
- cascode

Macros

- 1 stage OTA
- 2 stage OTA
- LDO




LUT



Specs

Pre-exploration

- Topology Build
- Testbench generation
- Definition of parameters sweep




VDD vdd vss 1
Ibias bias vss 1
XMacro in1 in2 out
testbench.spice

Vin_sweep = (0.9, 1.2, 10)
Vbias = (0.3, 0.8, 10)
Vout_1stage = (1.2, 1.4, 10)
Inputs

Exploration

Hierarchical exploration



- ➡ Downward: Propagate specifications
➡ Upward: return feasible design space

Local exploration

