

SHAPEIC: DESIGN-SPACE EXPLORATION

Hierarchical LUT-based exploration from electrical models to layout-aware design

Daniel Arevalos

AEMY Group

Analog Sizing: Optimize or Explore ?




ShapelC: Design-Space Exploration – Hierarchical LUT-based exploration from electrical models to layout-aware design

Daniel Arevalos – AEMY Group

Analog Sizing: Optimize or Explore ?


► Optimization-driven



- ✓ Targeted evaluations
- ✓ Many algorithms available
- ✗ Partial View of the design space
- ✗ May converge to local optima


Analog Sizing: Optimize or Explore ?

► Optimization-driven




- ✓ Targeted evaluations
- ✓ Many algorithms available
- ✗ Partial View of the design space
- ✗ May converge to local optima

► Design-space exploration




- ✓ Design insight
- ✓ Alternative solutions
- ✗ Expensive to build
- ✗ Scales poorly without abstraction


ShapelC: Building the Design Space




ShapelC: Building the Design Space





ShapelC: Building the Design Space



ShapelC in Action: 2 Stage OTA



ShapelC in Action: 2 Stage OTA



- ▶ Testbench: AC analysis
- ▶ Specs:
 $Gain \geq 70, BW \geq 10kHz, PM \geq 60$


ShapelC in Action: 2 Stage OTA

1. Runtime

- ▶ Exploration only: $\approx 2.79s$
- ▶ Full run incl. LUT load: $\approx 8.38s$

2. Hierarchical exploration

- ▶ Parent preview: $500k \rightarrow 2021$
- ▶ Derived constraint: $Gain \geq 28.89 [dB]$
- ▶ Child exploration: $1050 \rightarrow 446$
- ▶ Parent refresh: $223k \rightarrow 224$



ShapelC in Action: 2 Stage OTA

1. Runtime


- ▶ Exploration only: $\approx 2.79s$
- ▶ Full run incl. LUT load: $\approx 8.38s$

2. Hierarchical exploration

- ▶ Parent preview: $500k \rightarrow 2021$
- ▶ Derived constraint: $Gain \geq 28.89 [dB]$
- ▶ Child exploration: $1050 \rightarrow 446$
- ▶ Parent refresh: $223k \rightarrow 224$

3. Simulation-based optimization


- ▶ Random initialization: no feasible solution found
- ▶ ShapelC-seeded initialization: converged to a feasible solution (★)




Layout-Aware Exploration



Layout-Aware Exploration



Layout-Aware Exploration



Current Status & What is Next ?

► Current status

- ▶ AC analysis supported
- ▶ Hierarchical LUT-based exploration
- ▶ Layout-aware exploration prototype
- ▶ ShapelC-Cellkit integration

► Current status

- ▶ AC analysis supported
- ▶ Hierarchical LUT-based exploration
- ▶ Layout-aware exploration prototype
- ▶ ShapeIC-Cellkit integration