6502 Instruction Set

TOC: Description / Instructions in Detail / "Illegal" Opcodes / Comparisons / Jump Vectors and Stack Operations / Instruction Layout / 65xx-Family

HI								LO-1	NIBBLE							
	- 0	-1	-2	-3	- 4	- 5	- 6	-7	-8	- 9	- A	-B	-C	- D	- E	- F
0 -	BRK impl	ORA X,ind				ORA zpg	ASL zpg		PHP impl	ORA #	ASL A			ORA abs	ASL abs	
1-	BPL rel	ORA ind, Y				ORA zpg,X	ASL zpg,X		CLC impl	ORA abs, Y				ORA abs,X	ASL abs, X	
2 -	JSR abs	AND X,ind			BIT zpg	AND zpg	ROL zpg		PLP impl	AND #	ROL A		BIT abs	AND abs	ROL abs	
3-	BMI rel	AND ind, Y				AND zpg,X	ROL zpg,X		SEC impl	AND abs, Y				AND abs,X	ROL abs, X	
4 -	RTI impl	EOR X,ind				EOR zpg	LSR zpg		PHA impl	EOR #	LSR A		JMP abs	EOR abs	LSR abs	
5 -	BVC rel	EOR ind, Y				EOR zpg,X	LSR zpg,X		CLI impl	EOR abs, Y				EOR abs,X	LSR abs,X	
6 -	RTS impl	ADC X,ind				ADC zpg	ROR zpg		PLA impl	ADC #	ROR A		JMP ind	ADC abs	ROR abs	
7 -	BVS rel	ADC ind, Y				ADC zpg,X	ROR zpg, X		SEI impl	ADC abs, Y				ADC abs,X	ROR abs, X	
8 -		STA X, ind			STY zpg	STA zpg	STX zpg		DEY impl		TXA impl		STY abs	STA abs	STX abs	
9-	BCC rel	STA ind, Y			STY zpg,X	STA zpg,X	STX zpg,Y		TYA impl	STA abs, Y	TXS impl			STA abs,X		
A-	LDY #	LDA X,ind	LDX #		LDY zpg	LDA zpg	LDX zpg		TAY impl	LDA #	TAX impl		LDY abs	LDA abs	LDX abs	
В-	BCS rel	LDA ind,Y			LDY zpg,X	LDA zpg,X	LDX zpg,Y		CLV impl	LDA abs,Y	TSX impl		LDY abs,X	LDA abs,X	LDX abs,Y	
C-	CPY #	CMP X,ind			CPY zpg	CMP zpg	DEC zpg		INY impl	CMP #	DEX impl		CPY abs	CMP abs	DEC abs	
D -	BNE rel	CMP ind, Y				CMP zpg,X	DEC zpg,X		CLD impl	CMP abs,Y				CMP abs,X	DEC abs, X	
E-	CPX #	SBC X,ind			CPX zpg	SBC zpg	INC zpg		INX impl	SBC #	NOP impl		CPX abs	SBC abs	INC abs	
F-	BEQ rel	SBC ind,Y				SBC zpg,X	INC zpg,X		SED impl	SBC abs,Y				SBC abs, X	INC abs,X	

show illegal opcodes

Description

Address Modes

```
.... Accumulator
                                 OPC A
                                               operand is AC (implied single byte instruction)
Α
      .... absolute
                                 OPC $LLHH
                                                operand is address $HHLL *
abs, X .... absolute, X-indexed OPC $LLHH, X
                                               operand is address; effective address is address incremented by X with carry **
abs, Y .... absolute, Y-indexed OPC $LLHH, Y
                                               operand is address; effective address is address incremented by Y with carry **
       .... immediate
                                 OPC #$BB
                                                operand is byte BB
impl
      .... implied
                                 OPC
                                                operand implied
       .... indirect
                                 OPC ($LLHH)
                                                operand is address; effective address is contents of word at address: C.w($HHLL)
ind
X, ind .... X-indexed, indirect OPC ($LL, X)
                                                operand is zeropage address; effective address is word in (LL + X, LL + X + 1), inc. without carry: C.w(\$00LL + X)
ind, Y .... indirect, Y-indexed
                                 OPC ($LL),Y
                                               operand is zeropage address; effective address is word in (LL, LL + 1) incremented by Y with carry: C.w($00LL) + Y
                                                branch target is PC + signed offset BB ***
       .... relative
                                  OPC $BB
```

```
zpg .... zeropage OPC $LL operand is zeropage address (hi-byte is zero, address = $00LL)

zpg, X .... zeropage, X-indexed OPC $LL, X operand is zeropage address; effective address is address incremented by X without carry **

zpg, Y .... zeropage, Y-indexed OPC $LL, Y operand is zeropage address; effective address is address incremented by Y without carry **
```

- * 16-bit address words are little endian, lo(w)-byte first, followed by the hi(gh)-byte.

 (An assembler will use a human readable, big-endian notation as in \$HHLL.)
- ** The available 16-bit address space is conceived as consisting of pages of 256 bytes each, with address hi-bytes represententing the page index. An increment with carry may affect the hi-byte and may thus result in a crossing of page boundaries, adding an extra cycle to the execution.

 Increments without carry do not affect the hi-byte of an address and no page transitions do occur. Generally, increments of 16-bit addresses include a carry, increments of zeropage addresses don't. Notably this is not related in any way to the state of the carry bit of the accumulator.
- *** Branch offsets are signed 8-bit values, -128 ... +127, negative offsets in two's complement.

 Page transitions may occur and add an extra cycle to the execution.

Instructions by Name

```
ADC .... add with carry
AND .... and (with accumulator)
ASL .... arithmetic shift left
BCC .... branch on carry clear
BCS .... branch on carry set
BEQ .... branch on equal (zero set)
BIT .... bit test
BMI .... branch on minus (negative set)
BNE .... branch on not equal (zero clear)
BPL .... branch on plus (negative clear)
BRK .... break / interrupt
BVC .... branch on overflow clear
BVS .... branch on overflow set
CLC .... clear carry
CLD .... clear decimal
CLI .... clear interrupt disable
CLV .... clear overflow
CMP .... compare (with accumulator)
CPX .... compare with X
CPY .... compare with Y
DEC .... decrement
DEX .... decrement X
DEY .... decrement Y
EOR .... exclusive or (with accumulator)
INC .... increment
INX .... increment X
INY .... increment Y
JMP .... jump
JSR .... jump subroutine
```

```
LDA .... load accumulator
LDX .... load X
LDY .... load Y
LSR .... logical shift right
\underline{\mathtt{NOP}} .... no operation
ORA .... or with accumulator
PHA .... push accumulator
PHP .... push processor status (SR)
PLA .... pull accumulator
PLP .... pull processor status (SR)
ROL .... rotate left
ROR .... rotate right
RTI .... return from interrupt
RTS .... return from subroutine
SBC .... subtract with carry
SEC .... set carry
SED .... set decimal
SEI .... set interrupt disable
STA .... store accumulator
STX .... store X
STY .... store Y
\mathtt{TAX} .... transfer accumulator to X
TAY .... transfer accumulator to Y
TSX .... transfer stack pointer to X
TXA .... transfer X to accumulator
TXS .... transfer X to stack pointer
\underline{\mathtt{TYA}} .... transfer Y to accumulator
```

Registers

```
PC .... program counter
                                   (16 bit)
AC .... accumulator
                                   (8 bit)
X .... X register
                                    (8 bit)
Y .... Y register
                                    (8 bit)
SR .... status register [NV-BDIZC] (8 bit)
SP .... stack pointer
                                    (8 bit)
Note: The status register (SR) is also known as the P register.
SR Flags (bit 7 to bit 0)
N .... Negative
V .... Overflow
- .... ignored
B .... Break
D .... Decimal (use BCD for arithmetics)
I .... Interrupt (IRQ disable)
```

```
Z .... Zero
C .... Carry
```

Note: The break flag is not an actual flag implemented in a register, and rather appears only, when the status register is pushed onto or pulled from the stack. When pushed, it will be 1 when transferred by a BRK or PHP instruction, and zero otherwise (i.e., when pushed by a hardware interrupt).

When pulled into the status register (by PLP or on RTI), it will be ignored.

In other words, the break flag will be inserted, whenever the status register is transferred to the stack by software (BRK or PHP), and will be zero, when transferred by hardware. Since there is no actual slot for the break flag, it will be always ignored, when retrieved (PLP or RTI).

The break flag is not accessed by the CPU at anytime and there is no internal representation. Its purpose is more for patching, to discern an interrupt caused by a BRK instruction from a normal interrupt initiated by hardware.

Processor Stack

LIFO, top down, 8 bit range, 0x0100 - 0x01FF

Bytes, Words, Addressing

8 bit bytes, 16 bit words in lobyte-hibyte representation (Little-Endian). 16 bit address range, operands follow instruction codes.

Signed values are two's complement, sign in bit 7 (most significant bit). (\$111111111 = \$FF = -1, \$10000000 = \$80 = -128, \$011111111 = \$7F = +127)

Vendor

MOS Technology, 1975



Image: Wikimedia Commons.

6502 Instructions in Detail

ADC Add Memory to Accumulator with Carry

 $A + M + C \rightarrow A$, C

NZCIDV

				+ + + +
		assembler	opc	bytes cycles
	immediate	ADC #oper	69	2 2
	zeropage	ADC oper	65	2 3
	zeropage,X	ADC oper,X	75	2 4
	absolute	ADC oper	6D	3 4
	absolute,X	ADC oper,X	7D	3 4*
	absolute,Y	ADC oper, Y	79	3 4*
	(indirect, X)	ADC (oper, X)	61	2 6
	(indirect),Y	ADC (oper),Y		2 5*
AND	AND Memory wi	th Accumulator	£	
	A AND M -> A			N Z C I D V + +
	addressing	assembler	opc	bytes cycles
	immediate	AND #oper	29	2 2
	zeropage	AND oper	25	2 3
		AND oper,X	35	2 4
	absolute	AND oper	2D	3 4
		AND oper, X	3D	3 4*
	absolute, Y	AND oper, Y	39	3 4*
	(indirect, X)	AND (oper, X)		2 6
		AND (oper),Y		2 5*
	(Indirect), I	AND (oper),	31	2 3
ASL	Shift Left On	e Bit (Memory	or Ac	ccumulator)
	C <- [7654321	0] <- 0		N Z C I D V
				+ + +
	addressing	assembler	opc	bytes cycles
	accumulator	ASL A	0A	1 2
	zeropage	ASL oper	06	2 5
	zeropage,X	ASL oper,X	16	2 6
	absolute	ASL oper	0E	3 6
	absolute,X	ASL oper,X	1E	3 7
BCC	Branch on Car	ry Clear		
	branch on C =	0		N Z C I D V
	addressing	assembler	opc	bytes cycles
	relative	BCC oper	90	2 2**
BCS	Branch on Car	ry Set		
	branch on C =	1		N Z C I D V
				bytes cycles

BEQ Branch on Result Zero

branch	on	Ζ	=	1					N	Ζ	С	Ι	D	7
									_	_	_	_	_	_

addressing	assembler	opc	bytes	cycles
relative	BEQ oper	F0	2	2**

BIT Test Bits in Memory with Accumulator

bits 7 and 6 of operand are transferred to bit 7 and 6 of SR (N,V); the zero-flag is set to the result of operand AND accumulator.

A AND M, M7 -> N, M6 -> V N Z C I D V M7 + - - - M6

addressing	assembler	opc	bytes	cycles
zeropage	BIT oper	24	2	3
absolute	BIT oper	2C	3	4

BMI Branch on Result Minus

branch on N = 1 N Z C I D V = - - - - -

addressing	asse	embler	opc	bytes	cycles
relative	BMI	oper	30	2	2**

BNE Branch on Result not Zero

branch on Z = 0 N Z C I D V

addressing assembler opc bytes cycles relative BNE oper D0 2 2**

BPL Branch on Result Plus

addressing assembler opc bytes cycles relative BPL oper 10 2 2^{**}

BRK Force Break

BRK initiates a software interrupt similar to a hardware interrupt (IRQ). The return address pushed to the stack is PC+2, providing an extra byte of spacing for a break mark (identifying a reason for the break.)

The status register will be pushed to the stack with the break flag set to 1. However, when retrieved during RTI or by a PLP instruction, the break flag will be ignored.

The interrupt disable flag is not set automatically.

NZCIDV

8/07/	2021			
	interrupt, push PC+2, pus	sh SR		1
	addressing	assembler	opc	bytes cycles
	implied	BRK	00	1 7
BVC	Branch on Ove:	rflow Clear		
	branch on $V =$	0		N Z C I D V
	addressing relative	assembler BVC oper	opc 50	bytes cycles 2 2**
BVS	Branch on Ove	rflow Set		
	branch on $V =$	1		N Z C I D V
	addressing	assembler	opc	bytes cycles
	relative	BVS oper	70	2 2**
CLC	Clear Carry F	lag		
	0 -> C			N Z C I D V 0
	addressing	assembler	opc	bytes cycles
	implied	CLC	18	1 2
CLD	Clear Decimal	Mode		
	0 -> D			N Z C I D V
	addressing implied			bytes cycles
CLI	Clear Interrup	pt Disable Bit		
	0 -> I			N Z C I D V 0
		assembler CLI	opc 58	bytes cycles 1 2
CLV	Clear Overflow	w Flag		
	0 -> V			N Z C I D V 0
	addressing	assembler	opc	bytes cycles
		CLV	В8	

CMP Compare Memory with Accumulat	CMP	Compare	Memory	with	Accumulate	01
-----------------------------------	-----	---------	--------	------	------------	----

CMP	Compare Memor	y with Accumul	Lator	
	A - M			NZCIDV
				+ + +
	addressing	assembler	opc	bytes cycles
	immediate	CMP #oper	C9	2 2
	zeropage	CMP oper	C5	2 3
	zeropage,X	CMP oper,X	D5	2 4
	absolute	CMP oper	CD	3 4
	absolute,X	CMP oper,X	DD	3 4*
	absolute,Y	CMP oper,Y	D9	3 4*
	(indirect,X)	CMP (oper,X)	C1	2 6
	(indirect),Y	CMP (oper),Y	D1	2 5*
CPX	Compare Memor	y and Index X		
	X - M			NZCIDV
				+ + +
		assembler	opc	bytes cycles
	immediate	CPX #oper	E0 E4	2 2 2 3
	zeropage absolute	CPX oper CPX oper	EC	3 4
	absorace	CFA OPEI	EC	3 4
CPY	Compare Memor	y and Index Y		
	Y - M			N Z C I D V
				+ + +
	addressing	assembler	opc	bytes cycles
	immediate	CPY #oper	C0	2 2
	zeropage	CPY oper	C4	2 3
	absolute	CPY oper	CC	3 4
DEC	Decrement Mem	ory by One		
	M - 1 -> M			NZCIDV
				+ +
	addressing	assembler	opc	bytes cycles
	zeropage	DEC oper	C6	2 5
	zeropage,X	DEC oper,X	D6	2 6
	absolute	DEC oper	CE	3 3
	absolute,X	DEC oper,X	DE	3 7
DEX	Decrement Ind	lex X by One		
	x - 1 -> x			N Z C I D V
				+ +
	addressing	assembler	opc	bytes cycles
	implied	DEX	CA	1 2
				_ _

DEY Decrement Index Y by One

00/07/	2021			
	Y - 1 -> Y			N Z C I D V + +
			opc	bytes cycles
	implied	DEY	88	1 2
EOR	Exclusive-OR	Memory with Ac	ccumul	ator
	A EOR M -> A			N Z C I D V + +
	addressing	assembler	opc	bytes cycles
	immediate	EOD #anan	40	2 2
		EOR #oper	49	2 2
	zeropage	EOR oper	45	2 3
	zeropage,X	EOR oper,X	55	2 4
	absolute	EOR oper	4 D	3 4
	absolute,X	EOR oper,X	5D	3 4*
	absolute,Y	EOR oper,Y	59	3 4*
	(indirect,X)	EOR (oper, X)	41	2 6
	(indirect),Y	EOR (oper),Y	51	2 5*
INC	Increment Mem	ory by One		
	M + 1 -> M			N Z C I D V + +
		assembler	opc	bytes cycles
				o
	zeropage	INC oper	E6	2 5
	zeropage,X	INC oper,X	F6	2 6
	absolute	INC oper	EE	3 6
	absolute,X	INC oper,X	FE	3 7
INX	Increment Ind	ex X by One		
	X + 1 -> X			N Z C I D V + +
				bytes cycles
	implied	INX	E8	1 2
INY	Increment Ind	ex Y by One		
	Y + 1 -> Y			N Z C I D V + +
	addressing implied	assembler INY		bytes cycles
JMP	Jump to New L	ocation		
	(PC+1) -> PCT			NZCIDV
	(PC+1) -> PCL (PC+2) -> PCH			
	addressing	assembler	opc	bytes cycles
		JMP oper		3 3
	apporate	our ober	40	5 5

JMP (oper) 6C 3 5 indirect JSR Jump to New Location Saving Return Address push (PC+2), NZCIDV (PC+1) -> PCL (PC+2) -> PCH addressing assembler opc bytes cycles absolute JSR oper 20 3 6 LDA Load Accumulator with Memory M -> A NZCIDV + + - - - addressing assembler opc bytes cycles immediate LDA #oper A9 2 2 2 3 zeropage LDA oper A5 zeropage, X LDA oper, X B5 2 4 absolute LDA oper AD 3 absolute, X LDA oper, X BD 3 4 * absolute, Y LDA oper, Y В9 3 4 * (indirect, X) LDA (oper, X) A1 2 (indirect), Y LDA (oper), Y B1 LDX Load Index X with Memory M -> X NZCIDV + + - - - addressing assembler opc bytes cycles immediate LDX #oper 2 2 2 zeropage LDX oper A6 3 zeropage, Y LDX oper, Y B6 2 4 3 4 absolute LDX oper ΑE 3 absolute, Y LDX oper, Y BE 4 * LDY Load Index Y with Memory M -> Y NZCIDV + + - - - addressing assembler opc bytes cycles LDY #oper 2 2 immediate A0 2 3 zeropage LDY oper zeropage, X LDY oper, X B4 2 4 absolute LDY oper AC 3 absolute, X LDY oper, X BC 3 4 * LSR Shift One Bit Right (Memory or Accumulator) 0 -> [76543210] -> C NZCIDV 0 + + - - addressing assembler opc bytes cycles 6502 Instruction Set

08/07/	2021				
	accumulator	LSR A	4A	1	2
	zeropage	LSR oper	46	2	5
	zeropage,X	LSR oper,X	56		6
	absolute	LSR oper	4E	3	6
	absolute,X	LSR oper,X	5E	3	7
NOP	No Operation				
				N Z C	IDV
	addressing	assembler	opc	bytes o	cycles
	implied	NOP		1	
	1	1.01	211	-	_
ORA	OR Memory wit	h Accumulator			
	A OR M -> A			N Z C	I D V
				+ + -	
	addressing	assembler	opc	bytes o	cycles
		ORA #oper	09		2
		ORA oper ORA oper,X	05 15	2	4
	absolute	ORA oper	UD	3	4
			1D	3	4*
	absolute,Y	ORA oper,Y	19	3	4*
				2	6
	(indirect),Y	ORA (oper, X) ORA (oper), Y	11	2	5*
		_			
PHA	Push Accumula	tor on Stack			
	push A			N Z C	I D V
	addressing	assembler	opc	bytes c	cycles
	implied	PHA	48	1	3
PHP	Push Processo	r Status on St	cack		
	The status re	gister will be	e push	ed with	the break
	flag and bit	5 set to 1.			
	nuch CD			N Z C	T D 77
	push SR			N Z C	
		assembler		bytes c	ycles
	implied	PHP	08	1	3
	1				
PLA	Pull Accumula	tor from Stack	¢		
	pull A			N Z C	I D V
				+ + -	
	addrogaine	2.2.2.0mh 1.2.2	050	h	
	addressing	assembler	opc		
	implied	PLA	68	1	4

PLP Pull Processor Status from Stack

The status register will be pulled with the break flag and bit 5 ignored.

pull SR

NZCIDV

from stack

addressing	assembler	opc	bytes	cycles
implied	PLP	28	1	4

ROL Rotate One Bit Left (Memory or Accumulator)

C <- [76543210] <- C N Z C I D V

+ + + - - -

addressing	assembler	opc	bytes	cycles
accumulator	ROL A	2A	1	2
zeropage	ROL oper	26	2	5
zeropage,X	ROL oper,X	36	2	6
absolute	ROL oper	2E	3	6
absolute,X	ROL oper,X	3E	3	7

ROR Rotate One Bit Right (Memory or Accumulator)

C -> [76543210] -> C

NZCIDV

+ + + - - -

addressing	assembler	opc	bytes	cycles
accumulator	ROR A	6A	1	2
zeropage	ROR oper	66	2	5
zeropage,X	ROR oper,X	76	2	6
absolute	ROR oper	6E	3	6
absolute,X	ROR oper,X	7E	3	7

RTI Return from Interrupt

The status register is pulled with the break flag and bit 5 ignored. Then PC is pulled from the stack.

pull SR, pull PC

NZCIDV from stack

addressing assembler opc bytes cycles implied RTI 40 1 6

RTS Return from Subroutine

pull PC, PC+1 -> PC

NZCIDV

addressing	assembler	opc	bytes	cycles
implied	RTS	60	1	6

SBC Subtract Memory from Accumulator with Borrow

8/07/	2021				
	A - M - C -> 1	A		N Z C I + + + -	
	addressing	assembler	opc	bytes cyc	cles
	immediate	SBC #oper	E9		2
	zeropage	SBC oper	E5	2	3
	zeropage,X	SBC oper,X	F5	2	4
	absolute	SBC oper	ED	3	4
	absolute,X	SBC oper,X	FD		4*
		SBC oper,Y			4*
	(indirect,X)	SBC (oper, X) SBC (oper), Y	E1	2	6
	(indirect),Y	SBC (oper),Y	F1	2	5*
SEC	Set Carry Flag	9			
	1 -> C			N Z C I	
				1 -	
	addressing	assembler	opc	bytes cyc	cles
		SEC		1	
CED	Cot Dooimal E	1.00			
SED	Set Decimal F	rag			
	1 -> D			N Z C I	
	addressing	assembler	opc	bytes cyc	cles
		SED	F8	1	2
SEI	Set Interrupt	Disable Statu	s		
	1 -> I			N Z C I 1	
	addressing	assembler	200	bvtes cvo	cles
		assembler SEI	78	1	2
STA	Store Accumula	ator in Memory			
		1			
	A -> M			N Z C I	D V
	addressing	assembler	opc	bytes cyc	cles
		STA oper			3
	zeropage,X	STA oper,X	95	2	4
	absolute	STA oper	8D	3	4
	absolute,X	STA oper,X	9D	3	5
	absolute,Y	STA oper, Y	99	3	5
	(indirect, X)	STA (oper,X)	81	2	6
	(indirect),Y	STA (oper),Y	91	2	6
STX	Store Index X	in Memory			
	X -> M			N Z C I	D V

10/07/	2021			
	addressing	assembler	opc	bytes cycles
		STX oper		2 3
		STX oper,Y		
	absolute	STX oper	8E	3 4
	00001000	om oper	02	0 1
STY	Sore Index Y	in Memory		
	Y -> M			NZCIDV
	1 / 11			
	addressing	assembler	opc	bytes cycles
	zeropage	STY oper	84	2 3
	zeropage,X	STY oper,X	94	2 4
		STY oper		
	abborace	orr oper	00	J 1
TAX	Transfer Accu	mulator to In	dex X	
	A -> X			NZCIDV
	A -> A			++
	addrossing	assomblor	onc	bytes cycles
	addressing	assembler		bytes cycles
	implied	TAX	AA	1 2
TAY	Transfer Accu	mulator to In	dex Y	
	A -> Y			NZCIDV
				+ +
	addressing	assembler	opc	bytes cycles
	implied	TAY		1 2
TSX	Transfer Stac	k Pointer to	Index	X
	SP -> X			NZCIDV
				+ +
	addressing	assembler	200	bytes cycles
	implied	TSX	BA	1 2
m323	Transfer Tra-	W V to 3	1 2 + 2 =	
TXA	Transfer Inde	ex x to Accumu	Idloi	
	X -> A			N Z C I D V
				+ +
	addressing	assembler	opc	bytes cycles
	implied	TXA	8A	1 2
πvc	Transfor Inda	V V +0 C+001-	Pogia+	or
TAS	Transfer Inde	x A LO STACK	regist	.ET
	X -> SP			N Z C I D V
	addressing	assembler	opc	bytes cycles
			9A	1 2
	implied	TXS	ЭA	⊥ ∠

```
Transfer Index Y to Accumulator
                       NZCIDV
Y -> A
                       + + - - - -
addressing assembler opc bytes cycles
implied TYA 98 1 2
```

- add 1 to cycles if page boundary is crossed
- add 1 to cycles if branch occurs on same page add 2 to cycles if branch occurs to different page

```
Legend to Flags: + .... modified
                 - .... not modified
                 1 .... set
                 0 .... cleared
                 M6 .... memory bit 6
                 M7 .... memory bit 7
```

Note on assembler syntax: Some assemblers employ "OPC *oper" or a ".b" extension to the mneomonic for forced zeropage addressing.

"Illegal" Opcodes and Undocumented Instructions

The following instructions are undocumented are not guaranteed to work. Some are highly unstable, some may even start two asynchronous threads competing in race condition with the winner determined by such miniscule factors as temperature or minor differences in the production series, at other times, the outcome depends on the exact values involved and the chip series.

Use with care and at your own risk.

There are several mnemonics for various opcodes. Here, they are (mostly) the same as those used by the ACME and DASM assemblers with known synonyms provided in parentheses:

- ALR (ASR)
- ANC
- <u>ANC</u> (ANC2)
- ANE (XAA)
- ARR
- DCP (DCM)
- ISC (ISB, INS)
- LAS (LAR)
- LAX
- LXA (LAX immediate)
- RLA

```
    RRA
```

- SAX (AXS, AAX)
- SBX (AXS, SAX)
- SHA (AHX, AXA)
- SHX (A11, SXA, XAS)
- SHY (A11, SYA, SAY)
- SLO (ASO)
- SRE (LSE)
- TAS (XAS, SHS)
- USBC (SBC)
- NOPs (including DOP, TOP)
- JAM (KIL, HLT)

"Illegal" Opcodes in Details

Legend to markers used in the instruction details:

- * add 1 to cycles if page boundary is crossed
- † unstable
- tt highly unstable

ALR (ASR)

AND oper + LSR

A AND oper, 0 \rightarrow [76543210] \rightarrow C

N Z C I D V + + + - - -

addressing assembler opc bytes cycles immediate ALR #oper 4B 2 2

ANC

AND oper + set C as ASL

A AND oper, bit(7) \rightarrow C

N Z C I D V + + + - - -

addressing assembler opc bytes cycles immediate ANC # oper 0B 2 2

ANC (ANC2)

AND oper + set C as ROL

effectively the same as instr. OB

https://www.masswerk.at/6502/6502_instruction_set.html

A AND oper, bit(7) -> C

N Z C I D V + + + - - -

addressing	asse	embler	opc	bytes	cycles
immediate	ANC	#oper	2B	2	2

ANE (XAA)

* AND X + AND oper

Highly unstable, do not use.

A base value in A is determined based on the contets of A and a constant, which may be typically \$00, \$ff, \$ee, etc. The value of this constant depends on temerature, the chip series, and maybe other factors, as well.

In order to eliminate these uncertaincies from the equation, use either 0 as the operand or a value of \$FF in the accumulator.

(A OR CONST) AND X AND oper -> A

NZCIDV

+ + - - - -

addressing assembler opc bytes cycles immediate ANE #oper 8B 2 2 ++

ARR

AND oper + ROR

This operation involves the adder:

V-flag is set according to (A AND oper) + oper The carry is not set, but bit 7 (sign) is exchanged with the carry

A AND oper, C -> [76543210] -> C

NZCIDV + + + - - +

addressing assembler opc bytes cycles immediate ARR #oper 6B 2 2

DCP (DCM)

DEC oper + CMP oper

 $M - 1 \rightarrow M$, A - M

NZCIDV + + + - - -

addressing assembler opc bytes cycles DCP oper C7 2 5 zeropage 2 6 zeropage, X DCP oper, X D7 3 6 absolute DCP oper CF absolut,X DCP oper, X DF 3 absolut,Y DCP oper, Y DB (indirect, X) DCP (oper, X) C3 2 (indirect), Y DCP (oper), Y D3

```
ISC (ISB, INS)
```

INC oper + SBC oper

 $M + 1 \rightarrow M$, $A - M - \overline{C} \rightarrow A$

NZCIDV

addressing	assembler	opc	bytes	cycles
zeropage	ISC oper	E7	2	5
zeropage,X	ISC oper,X	F7	2	6
absolute	ISC oper	EF	3	6
absolut,X	ISC oper,X	FF	3	7
absolut,Y	ISC oper,Y	FB	3	7
(indirect,X)	ISC (oper,X)	E3	2	8
(indirect),Y	ISC (oper),Y	F3	2	4

LAS (LAR)

LDA/TSX oper

M AND SP -> A, X, SP

NZCIDV

addressing	asse	embler	opc	bytes	cycles
absolut,Y	LAS	oper,Y	BB	3	4 *

LAX

LDA oper + LDX oper

M -> A -> X

N Z C I D V

addressing	assembler	opc	bytes	cycles
zeropage	LAX oper	A7	2	3
zeropage,Y	LAX oper,Y	В7	2	4
absolute	LAX oper	AF	3	4
absolut,Y	LAX oper,Y	BF	3	4*
(indirect,X)	LAX (oper,X)	A3	2	6
(indirect),Y	LAX (oper),Y	в3	2	5*

LXA (LAX immediate)

Store * AND oper in A and X

Highly unstable, involves a 'magic' constant, see ANE

(A OR CONST) AND oper -> A -> X

NZCIDV + + - - - -

addressing	asse	embler	opc	bytes	cycles	
immediate	LXA	#oper	AB	2	2 †	+

RLA

ROL oper + AND oper

M = C < - [76543210] < - C, A AND M -> A

NZCIDV + + + - - -

addressing	assembler	opc	bytes	cycles
zeropage	RLA oper	27	2	5
zeropage,X	RLA oper,X	37	2	6
absolute	RLA oper	2F	3	6
absolut,X	RLA oper,X	3F	3	7
absolut,Y	RLA oper,Y	3B	3	7
(indirect, X)	RLA (oper, X)	23	2	8
(indirect),Y	RLA (oper),Y	33	2	8

RRA

ROR oper + ADC oper

 $M = C \rightarrow [76543210] \rightarrow C, A + M + C \rightarrow A, C$

NZCIDV

+ + + - - +

addressing	assembler	opc	bytes	cycles
zeropage	RRA oper	67	2	5
zeropage,X	RRA oper,X	77	2	6
absolute	RRA oper	6F	3	6
absolut,X	RRA oper,X	7F	3	7
absolut,Y	RRA oper,Y	7B	3	7
(indirect,X)	RRA (oper, X)	63	2	8
(indirect),Y	RRA (oper),Y	73	2	8

SAX (AXS, AAX)

A and X are put on the bus at the same time (resulting effectively in an AND operation) and stored in ${\tt M}$

A AND X -> M

NZCIDV - - - - - -

addressing assembler opc bytes cycles zeropage SAX oper 87 2 3 zeropage,Y SAX oper,Y 97 2 4 absolute 3 4 SAX oper 8F (indirect, X) SAX (oper, X) 83 2

SBX (AXS, SAX)

CMP and DEX at once, sets flags like CMP

(A AND X) - oper -> X

NZCIDV + + + - - -

addressing assembler opc bytes cycles immediate SBX #oper CB 2 2

SHA (AHX, AXA)

Stores A AND X AND (high-byte of addr. + 1) at addr.

unstable: sometimes 'AND (H+1)' is dropped, page boundary crossings may not work (with the high-byte of the value used as the high-byte of the address)

A AND X AND $(H+1) \rightarrow M$

NZCIDV

addressing	assembler	opc	bytes	cycles
absolut,Y	SHA oper,Y	9F	3	5 †
(indirect), Y	SHA (oper),Y	93	2	6 †

SHX (A11, SXA, XAS)

Stores X AND (high-byte of addr. + 1) at addr.

unstable: sometimes 'AND (H+1)' is dropped, page boundary crossings may not work (with the high-byte of the value used as the high-byte of the address)

 $X \text{ AND } (H+1) \longrightarrow M$

NZCIDV

- - - - - -

addressing	assembler	opc	bytes	cycles
absolut,Y	SHX oper,Y	9E	3	5 †

SHY (A11, SYA, SAY)

Stores Y AND (high-byte of addr. + 1) at addr.

unstable: sometimes 'AND (H+1)' is dropped, page boundary crossings may not work (with the high-byte of the value used as the high-byte of the address)

Y AND $(H+1) \rightarrow M$

NZCIDV

addressing	assembler	opc	bytes	cycles
absolut,X	SHY oper,X	9C	3	5 †

SLO (ASO)

ASL oper + ORA oper

 $M = C \leftarrow [76543210] \leftarrow 0$, A OR M -> A

NZCIDV + + + - - -

assembler	opc	bytes	cycles
SLO oper	07	2	5
SLO oper,X	17	2	6
SLO oper	0F	3	6
	SLO oper SLO oper,X	SLO oper 07 SLO oper,X 17	SLO oper 07 2 SLO oper,X 17 2

absolut,X	SLO	oper,X	1F	3	7
absolut,Y	SLO	oper,Y	1B	3	7
(indirect,X)	SLO	(oper,X)	03	2	8
(indirect),Y	SLO	(oper),Y	13	2	8

SRE (LSE)

LSR oper + EOR oper

M = 0 -> [76543210] -> C, A EOR M -> A

NZCIDV + + + - - -

addressing assembler opc bytes cycles zeropage SRE oper 47 2 5 zeropage, X SRE oper, X 57 2 absolute SRE oper 4F 3 absolut, X SRE oper, X 5F 3 7 3 absolut,Y SRE oper,Y 5B (indirect, X) SRE (oper, X) 43 (indirect), Y SRE (oper), Y 53

TAS (XAS, SHS)

Puts A AND X in SP and stores A AND X AND (high-byte of addr. + 1) at addr.

unstable: sometimes 'AND (H+1)' is dropped, page boundary crossings may not work (with the high-byte of the value used as the high-byte of the address)

A AND X -> SP, A AND X AND (H+1) -> M

NZCIDV

- - - - - -

addressing	assembler	opc	bytes	cycles
absolut,Y	TAS oper,Y	9в	3	5 †

USBC (SBC)

SBC oper + NOP

effectively same as normal SBC immediate, instr. E9.

 $A - M - \overline{C} \rightarrow A$

NZCIDV + + + - - +

addressing assembler opc bytes cycles immediate USBC #oper EB 2 2

NOPs (including DOP, TOP)

Instructions effecting in 'no operations' in various address modes. Operands are ignored.

> NZCIDV - - - - - -

opc	addressing	bytes	cycles
1A	implied	1	2
3A	implied	1	2
5A	implied	1	2
7A	implied	1	2
DA	implied	1	2
FA	implied	1	2
80	immediate	2	2
82	immediate	2	2
89	immediate	2	2
C2	immediate	2	2
E2	immediate	2	2
04	zeropage	2	3
44	zeropage	2	3
64	zeropage	2	3
14	zeropage,X	2	4
34	zeropage,X	2	4
54	zeropage,X	2	4
74	zeropage,X	2	4
D4	zeropage,X	2	4
F4	zeropage,X	2	4
0C	absolute	3	4
1C	absolut,X	3	4*
3C	absolut,X	3	4*
5C	absolut,X	3	4 *
7C	absolut,X	3	4 *
DC	absolut,X	3	4 *
FC	absolut,X	3	4*

JAM (KIL, HLT)

These instructions freeze the CPU.

The processor will be trapped infinitely in T1 phase with FFF on the data bus. - Reset required.

Instruction codes: 02, 12, 22, 32, 42, 52, 62, 72, 92, B2, D2, F2

Have a look at this <u>table of the instruction layout</u> in order to see how most of these "illegal" instructions are a result of executing both instructions at c=1 and c=2 in a given slot (same column, rows immediately above) at once. Where c is the lowest two bits of the instruction code. E.g., "SAX abs", instruction code \$8F, binary 10001111, is "STA abs", 10001101 (\$8D) and "STX abs", 10001110 (\$8E).

Compare Instructions

The 6502 MPU features three basic compare instructions in various address modes:

Instruction Comparison

CMP Accumulator and operand

Instruction	Co	omparison		
CPX	Χ	register	and	operand
CPY	Υ	register	and	operand

The various compare instructions subtract the operand from the respective register without setting the result and adjust the N, Z, and C flags accordingly. Flags will be set as follows:

Relation	N	Z	С
register < operand	s	0	0
register = operand	0	1	1
register > operand	S	0	1

s: N-flag is sign (bit 7) of 'register - operand'.

Mind that the negative flag is not significant, but all conditions may be evaluated by checking the carry and/or zero flag(s).


6502 Jump Vectors and Stack Operations

The 256 bytes processor stack of the 6502 is located at $$0100 \dots $01FF$ in memory, growing down from top to bottom.

There are three 2-byte address locations at the very top end of the 64K address space serving as jump vectors for reset/startup and interrupt operations:

```
$FFFA, $FFFB ... NMI (Non-Maskable Interrupt) vector
$FFFC, $FFFD ... RES (Reset) vector
$FFFE, $FFFF ... IRQ (Interrupt Request) vector
```


At the occurrence of interrupt, the value of the program counter (PC) is put in high-low order onto the stack, followed by the value currently in the status register and control will be transferred to the address location found in the respective interrupt vector. These are recovered from the stack at the end of an interrupt routine by the RTI instruction.



IRQ, NMI, RTI, BRK OPERATION

(Image: MCS6502 Instruction Set Summary, MOS Technology, Inc.)

Similarly, as a JSR instruction is encountered, PC is dumped onto the stack and recovered by the JSR instruction:



JSR, RTS OPERATION

(Image: MCS6502 Instruction Set Summary, MOS Technology, Inc.)

The Break Flag and the Stack

Interrupts and stack operations involving the status register (or P register) are the only instances, the break flag appears (namely on the stack). It has no representation in the CPU and can't be accessed by any instruction.

- The break flag will be set to on (1), whenever the transfer was caused by software (BRK or PHP).
- The break flag will be set to zero (0), whenever the transfer was caused by a hardware interrupt.

• The break flag will be masked and cleared (0), whenever transferred from the stack to the status register, either by PLP or during a return from interrupt (RTI).

Therefore, it's somewhat difficult to inspect the break flag in order to discern a software interrupt (BRK) from a hardware interrupt (NMI or IRQ) and the mechanism is seldom used. Accessing a break mark put in the extra byte following a BRK instruction is even more cumbersome and probably involves indexed zeropage operations.

Bit 5 (unused) of the status register will be set to 1, whenever the register is pushed to the stack. Bits 5 and 4 will always be ignored, when transferred to the status register.

```
E.g.,
1)
         SR: N V - B D I Z C
             0 0 - - 0 0 1 1
    PHP \rightarrow 0 0 1 1 0 0 1 1 = $33
    PLP < -00 - -0011 = $03
  but:
    PLA <- 0 0 1 1 0 0 1 1 = $33
2)
    LDA #$32 :00110010
    PHA \rightarrow 0 0 1 1 0 0 1 0 = $32
    PLP < -00 - -0010 = $02
3)
    LDA #$C0
    PHA \rightarrow 1 1 0 0 0 0 0 0 = $C0
    LDA #$08
    PHA -> 0 0 0 0 1 0 0 0 = $08
    LDA #$12
    PHA \rightarrow 0 0 0 1 0 0 1 0 = $12
    RTI
         SR: 0 \ 0 \ - \ - \ 0 \ 0 \ 1 \ 0 = \$02
         PC: $C008
```

Mind that most emulators are displaying the status register (SR or P) in the state as it would be currently pushed to the stack, with bits 4 and 5 on, adding a bias of \$30 to the register value. Here, we chose to rather omit this virtual presence of these bits, since there isn't really a slot for them in the hardware.

6502 Instruction Layout

The 6502 instruction table is laid out according to a pattern a-b-c, where a and b are an octal number each, followed by a group of two binary digits c, as in the bit-vector "aaabbbcc".



Example:

All ROR instructions share a=3 and c=2 (3b2) with the address mode in b. At the same time, all instructions addressing the zero-page share b=1 (alc). $abc=312 \Rightarrow (3 << 5 | 1 << 2 | 2) = %011.001.10 = 66 "ROR zpg".

Notably, there are no legal opcodes defined where c=3, accounting for the empty columns in the usual, hexadecimal view of the instruction table. (For compactness empty rows where c=3 are omitted from the tables below.)

The following table lists the instruction set, rows sorted by c, then a.

Generally, instructions of a kind are typically found in rows as a combination of a and c, and address modes are in columns b.

However, there are a few exception to this rule, namely, where bits 0 of both c and b are low (c = 0, 2; b = 0, 2, 4, 6) and combinations of c and b select a group of related operations. (E.g., c=0 Λ b=4: branch, c=0 Λ b=6: set flag)

С	а									b								
			0		1		2		3		4		5		6		7	
	0	\$00	BRK impl			\$08	PHP impl			\$10	BPL rel			\$18	CLC impl			
	1	\$20	JSR abs	\$24	BIT zpg	\$28	PLP impl	\$2C	BIT abs	\$30	BMI rel			\$38	SEC impl			
	2	\$40	RTI impl			\$48	PHA impl	\$4C	JMP abs	\$50	BVC rel			\$58	CLI impl			
0	3	\$60	RTS impl			\$68	PLA impl	\$6C	JMP ind	\$70	BVS rel			\$78	SEI impl			
Ů	4			\$84	STY zpg	\$88	DEY impl	\$8C	STY abs	\$90	BCC rel	\$94	STY zpg,X	\$98	TYA impl			
	5	\$A0	LDY #	\$A4	LDY zpg	\$A8	TAY impl	\$AC	LDY abs	\$B0	BCS rel	\$B4	LDY zpg,X	\$B8	CLV impl	\$BC	LDY abs	s,X
	6	\$C0	CPY #	\$C4	CPY zpg	\$C8	INY impl	\$CC	CPY abs	\$D0	BNE rel			\$D8	CLD impl			
	7	\$E0	CPX #	\$E4	CPX zpg	\$E8	INX impl	\$EC	CPX abs	\$F0	BEQ rel			\$F8	SED impl			
1	0	\$01	ORA X,ind	\$05	ORA zpg	\$09	ORA #	\$0D	ORA abs	\$11	ORA ind,Y	\$15	ORA zpg,X	\$19	ORA abs,Y	\$1D	ORA abs	s,X
	1	\$21	AND X,ind	\$25	AND zpg	\$29	AND #	\$2D	AND abs	\$31	AND ind,Y	\$35	AND zpg,X	\$39	AND abs,Y	\$3D	AND abs	s,X
	2	\$41	EOR X,ind	\$45	EOR zpg	\$49	EOR #	\$4D	EOR abs	\$51	EOR ind, Y	\$55	EOR zpg,X	\$59	EOR abs, Y	\$5D	EOR abs	s,X
	3	\$61	ADC X,ind	\$65	ADC zpg	\$69	ADC #	\$6D	ADC abs	\$71	ADC ind, Y	\$75	ADC zpg,X	\$79	ADC abs,Y	\$7D	ADC abs	s,X
	4	\$81	STA X,ind	\$85	STA zpg			\$8D	STA abs	\$91	STA ind,Y	\$95	STA zpg,X	\$99	STA abs,Y	\$9D	STA abs	s,X
	5	\$A1	LDA X,ind	\$A5	LDA zpg	\$A9	LDA #	\$AD	LDA abs	\$B1	LDA ind,Y	\$B5	LDA zpg,X	\$B9	LDA abs,Y	\$BD	LDA abs	з,Х

C	a									b							
			0		1		2		3		4		5		6		7
	6	\$C1	CMP X,ind	\$C5	CMP zpg	\$C9	CMP #	\$CD	CMP abs	\$D1	CMP ind,Y	\$D5	CMP zpg,X	\$D9	CMP abs,Y	\$DD	CMP abs,X
	7	\$E1	SBC X,ind	\$E5	SBC zpg	\$E9	SBC #	\$ED	SBC abs	\$F1	SBC ind,Y	\$F5	SBC zpg,X	\$F9	SBC abs,Y	\$FD	SBC abs,X
	0			\$06	ASL zpg	\$0A	ASL A	\$0E	ASL abs			\$16	ASL zpg,X			\$1E	ASL abs,X
	1			\$26	ROL zpg	\$2A	ROL A	\$2E	ROL abs			\$36	ROL zpg,X			\$3E	ROL abs,X
	2			\$46	LSR zpg	\$4A	LSR A	\$4E	LSR abs			\$56	LSR zpg,X			\$5E	LSR abs,X
2	3			\$66	ROR zpg	\$6A	ROR A	\$6E	ROR abs			\$76	ROR zpg,X			\$7E	ROR abs,X
_	4			\$86	STX zpg	\$8A	TXA impl	\$8E	STX abs			\$96	STX zpg,Y	\$9A	TXS impl		
	5	\$A2	LDX #	\$A6	LDX zpg	\$AA	TAX impl	\$AE	LDX abs			\$B6	LDX zpg,Y	\$BA	TSX impl	\$BE	LDX abs,Y
	6			\$C6	DEC zpg	\$CA	DEX impl	\$CE	DEC abs			\$D6	DEC zpg,X			\$DE	DEC abs,X
	7			\$E6	INC zpg	\$EA	NOP impl	\$EE	INC abs			\$F6	INC zpg,X			\$FE	INC abs,X

Note: The operand of instructions like "ASL A" is often depicted as implied, as well. Mind that, for any practical reasons, the two notations are interchangeable for any instructions involving the accumulator. — However, there are subtle differences.

A rotated view, rows as combinations of c and b, and columns as a:

С	b									а							
			0		1		2		3		4		5		6		7
	0	\$00	BRK impl	\$20	JSR abs	\$40	RTI impl	\$60	RTS impl			\$A0	LDY #	\$C0	CPY #	\$E0	CPX #
	1			\$24	BIT zpg					\$84	STY zpg	\$A4	LDY zpg	\$C4	CPY zpg	\$E4	CPX zpg
	2	\$08	PHP impl	\$28	PLP impl	\$48	PHA impl	\$68	PLA impl	\$88	DEY impl	\$A8	TAY impl	\$C8	INY impl	\$E8	INX impl
0	3			\$2C	BIT abs	\$4C	JMP abs	\$6C	JMP ind	\$8C	STY abs	\$AC	LDY abs	\$CC	CPY abs	\$EC	CPX abs
U	4	\$10	BPL rel	\$30	BMI rel	\$50	BVC rel	\$70	BVS rel	\$90	BCC rel	\$B0	BCS rel	\$D0	BNE rel	\$F0	BEQ rel
	5									\$94	STY zpg,X	\$B4	LDY zpg,X				
	6	\$18	CLC impl	\$38	SEC impl	\$58	CLI impl	\$78	SEI impl	\$98	TYA impl	\$B8	CLV impl	\$D8	CLD impl	\$F8	SED impl
	7											\$BC	LDY abs,X				
1	0	\$01	ORA X,ind	\$21	AND X,ind	\$41	EOR X,ind	\$61	ADC X,ind	\$81	STA X,ind	\$A1	LDA X,ind	\$C1	CMP X,ind	\$E1	SBC X,ind
	1	\$05	ORA zpg	\$25	AND zpg	\$45	EOR zpg	\$65	ADC zpg	\$85	STA zpg	\$A5	LDA zpg	\$C5	CMP zpg	\$E5	SBC zpg
	2	\$09	ORA #	\$29	AND #	\$49	EOR #	\$69	ADC #			\$A9	LDA #	\$C9	CMP #	\$E9	SBC #
	3	\$0D	ORA abs	\$2D	AND abs	\$4D	EOR abs	\$6D	ADC abs	\$8D	STA abs	\$AD	LDA abs	\$CD	CMP abs	\$ED	SBC abs

С	b								ć	3							
			0		1		2		3		4		5		6		7
	4	\$11	ORA ind, Y	\$31	AND ind, Y	\$51	EOR ind, Y	\$71	ADC ind,Y	\$91	STA ind, Y	\$B1	LDA ind,Y	\$D1	CMP ind, Y	\$F1	SBC ind,Y
	5	\$15	ORA zpg,X	\$35	AND zpg,X	\$55	EOR zpg,X	\$75	ADC zpg,X	\$95	STA zpg,X	\$B5	LDA zpg,X	\$D5	CMP zpg,X	\$F5	SBC zpg,X
	6	\$19	ORA abs,Y	\$39	AND abs, Y	\$59	EOR abs,Y	\$79	ADC abs,Y	\$99	STA abs,Y	\$B9	LDA abs,Y	\$D9	CMP abs,Y	\$F9	SBC abs,Y
	7	\$1D	ORA abs, X	\$3D	AND abs, X	\$5D	EOR abs,X	\$7D	ADC abs,X	\$9D	STA abs,X	\$BD	LDA abs,X	\$DD	CMP abs,X	\$FD	SBC abs,X
	0											\$A2	LDX #				
	1	\$06	ASL zpg	\$26	ROL zpg	\$46	LSR zpg	\$66	ROR zpg	\$86	STX zpg	\$A6	LDX zpg	\$C6	DEC zpg	\$E6	INC zpg
	2	\$0A	ASL A	\$2A	ROL A	\$4A	LSR A	\$6A	ROR A	\$8A	TXA impl	\$AA	TAX impl	\$CA	DEX impl	\$EA	NOP impl
2	3	\$0E	ASL abs	\$2E	ROL abs	\$4E	LSR abs	\$6E	ROR abs	\$8E	STX abs	\$AE	LDX abs	\$CE	DEC abs	\$EE	INC abs
_	4																
	5	\$16	ASL zpg,X	\$36	ROL zpg,X	\$56	LSR zpg,X	\$76	ROR zpg,X	\$96	STX zpg,Y	\$B6	LDX zpg,Y	\$D6	DEC zpg,X	\$F6	INC zpg,X
	6									\$9A	TXS impl	\$BA	TSX impl				
	7	\$1E	ASL abs,X	\$3E	ROL abs,X	\$5E	LSR abs,X	\$7E	ROR abs,X			\$BE	LDX abs,Y	\$DE	DEC abs,X	\$FE	INC abs,X

Finally, a more complex view, the instruction set listed by rows as combinations of a and c, and b in columns:

Address modes are either a property of b (even columns) or combinations of b and c (odd columns with aspecific row-index modulus 3; i.e., every third row in a given column). In those latter columns, first and third rows (c=0 and c=2) refer to the same kind of general operation.

Load, store and transfer instructions as well as comparisons are typically found in the lower half of the table, while most of the arithmetical and logical operations as well as stack and jump instructions are found in the upper half. (However, mind the exception of SBC as a "mirror" of ADC.)

а	С									b								
			0		1		2		3		4		5		6		7	
	0	\$00	BRK impl			\$08	PHP impl			\$10	BPL rel			\$18	CLC impl			
0	1	\$01	ORA X,ind	\$05	ORA zpg	\$09	ORA #	\$0D	ORA abs	\$11	ORA ind,Y	\$15	ORA zpg,X	\$19	ORA abs,Y	\$1D	ORA	abs,X
	2			\$06	ASL zpg	\$0A	ASL A	\$0E	ASL abs			\$16	ASL zpg,X			\$1E	ASL	abs,X
	0	\$20	JSR abs	\$24	BIT zpg	\$28	PLP impl	\$2C	BIT abs	\$30	BMI rel			\$38	SEC impl			
1	1	\$21	AND X,ind	\$25	AND zpg	\$29	AND #	\$2D	AND abs	\$31	AND ind, Y	\$35	AND zpg,X	\$39	AND abs, Y	\$3D	AND	abs,X
	2			\$26	ROL zpg	\$2A	ROL A	\$2E	ROL abs			\$36	ROL zpg,X			\$3E	ROL	abs,X
1	1			\$25	AND zpg	\$29	AND #	\$2D	AND abs				2 3 .			-	ND abs,Y \$3D	ND abs,Y \$3D AND

a	С									b							
			0		1		2		3		4		5		6		7
	0	\$40	RTI impl			\$48	PHA impl	\$4C	JMP abs	\$50	BVC rel			\$58	CLI impl		
2	1	\$41	EOR X,ind	\$45	EOR zpg	\$49	EOR #	\$4D	EOR abs	\$51	EOR ind, Y	\$55	EOR zpg,X	\$59	EOR abs,Y	\$5D	EOR abs,X
	2			\$46	LSR zpg	\$4A	LSR A	\$4E	LSR abs			\$56	LSR zpg,X			\$5E	LSR abs,X
	0	\$60	RTS impl			\$68	PLA impl	\$6C	JMP ind	\$70	BVS rel			\$78	SEI impl		
3	1	\$61	ADC X,ind	\$65	ADC zpg	\$69	ADC #	\$6D	ADC abs	\$71	ADC ind,Y	\$75	ADC zpg,X	\$79	ADC abs, Y	\$7D	ADC abs,X
	2			\$66	ROR zpg	\$6A	ROR A	\$6E	ROR abs			\$76	ROR zpg,X			\$7E	ROR abs,X
	0			\$84	STY zpg	\$88	DEY impl	\$8C	STY abs	\$90	BCC rel	\$94	STY zpg,X	\$98	TYA impl		
4	1	\$81	STA X,ind	\$85	STA zpg			\$8D	STA abs	\$91	STA ind,Y	\$95	STA zpg,X	\$99	STA abs,Y	\$9D	STA abs,X
	2			\$86	STX zpg	\$8A	TXA impl	\$8E	STX abs			\$96	STX zpg,Y	\$9A	TXS impl		
	0	\$A0	LDY #	\$A4	LDY zpg	\$A8	TAY impl	\$AC	LDY abs	\$B0	BCS rel	\$B4	LDY zpg,X	\$B8	CLV impl	\$BC	LDY abs,X
5	1	\$A1	LDA X,ind	\$A5	LDA zpg	\$A9	LDA #	\$AD	LDA abs	\$B1	LDA ind,Y	\$B5	LDA zpg,X	\$B9	LDA abs,Y	\$BD	LDA abs,X
	2	\$A2	LDX #	\$A6	LDX zpg	\$AA	TAX impl	\$AE	LDX abs			\$B6	LDX zpg,Y	\$BA	TSX impl	\$BE	LDX abs,Y
	0	\$C0	CPY #	\$C4	CPY zpg	\$C8	INY impl	\$CC	CPY abs	\$D0	BNE rel			\$D8	CLD impl		
6	1	\$C1	CMP X,ind	\$C5	CMP zpg	\$C9	CMP #	\$CD	CMP abs	\$D1	CMP ind,Y	\$D5	CMP zpg,X	\$D9	CMP abs,Y	\$DD	CMP abs,X
	2			\$C6	DEC zpg	\$CA	DEX impl	\$CE	DEC abs			\$D6	DEC zpg,X			\$DE	DEC abs,X
	0	\$E0	CPX #	\$E4	CPX zpg	\$E8	INX impl	\$EC	CPX abs	\$F0	BEQ rel			\$F8	SED impl		
7	1	\$E1	SBC X,ind	\$E5	SBC zpg	\$E9	SBC #	\$ED	SBC abs	\$F1	SBC ind,Y	\$F5	SBC zpg,X	\$F9	SBC abs,Y	\$FD	SBC abs,X
	2			\$E6	INC zpg	\$EA	NOP impl	\$EE	INC abs			\$F6	INC zpg,X			\$FE	INC abs,X

"Illegal" Opcodes Revisited

So, how do the "illegal" opcodes fit into this decoding scheme? Let's have a look — "illegals" are shown on grey background.

The first view — rows by c and a and columns as b — reveals a strict relation beetween address modes and columns:

С	a					b			
		0	1	2	3	4	5	6	7
0	0	\$00 BRK imp	ol \$04 NOP zpg	\$08 PHP impl	\$0C NOP abs	\$10 BPL rel	\$14 NOP zpg,X	\$18 CLC impl	\$1C NOP abs,X
	1	\$20 JSR abs	s \$24 BIT zpg	\$28 PLP impl	\$2C BIT abs	\$30 BMI rel	\$34 NOP zpg,X	\$38 SEC impl	\$3C NOP abs,X

C	а								1	Ь							
			0		1		2		3		4		5		6		7
	2	\$40	RTI impl	\$44	NOP zpg	\$48	PHA impl	\$4C	JMP abs	\$50	BVC rel	\$54	NOP zpg,X	\$58	CLI impl	\$5C	NOP abs,X
	3	\$60	RTS impl	\$64	NOP zpg	\$68	PLA impl	\$6C	JMP ind	\$70	BVS rel	\$74	NOP zpg,X	\$78	SEI impl	\$7C	NOP abs,X
	4	\$80	NOP #	\$84	STY zpg	\$88	DEY impl	\$8C	STY abs	\$90	BCC rel	\$94	STY zpg,X	\$98	TYA impl	\$9C	SHY abs,X
	5	\$A0	LDY #	\$A4	LDY zpg	\$A8	TAY impl	\$AC	LDY abs	\$B0	BCS rel	\$B4	LDY zpg,X	\$B8	CLV impl	\$BC	LDY abs,X
	6	\$C0	CPY #	\$C4	CPY zpg	\$C8	INY impl	\$CC	CPY abs	\$D0	BNE rel	\$D4	NOP zpg,X	\$D8	CLD impl	\$DC	NOP abs,X
	7	\$E0	CPX #	\$E4	CPX zpg	\$E8	INX impl	\$EC	CPX abs	\$F0	BEQ rel	\$F4	NOP zpg,X	\$F8	SED impl	\$FC	NOP abs,X
	0	\$01	ORA X, ind	\$05	ORA zpg	\$09	ORA #	\$0D	ORA abs	\$11	ORA ind, Y	\$15	ORA zpg,X	\$19	ORA abs, Y	\$1D	ORA abs,X
	1	\$21	AND X, ind	\$25	AND zpg	\$29	AND #	\$2D	AND abs	\$31	AND ind, Y	\$35	AND zpg,X	\$39	AND abs, Y	\$3D	AND abs,X
	2	\$41	EOR X, ind	\$45	EOR zpg	\$49	EOR #	\$4D	EOR abs	\$51	EOR ind, Y	\$55	EOR zpg,X	\$59	EOR abs, Y	\$5D	EOR abs,X
1	3	\$61	ADC X,ind	\$65	ADC zpg	\$69	ADC #	\$6D	ADC abs	\$71	ADC ind, Y	\$75	ADC zpg,X	\$79	ADC abs, Y	\$7D	ADC abs,X
1	4	\$81	STA X, ind	\$85	STA zpg	\$89	NOP #	\$8D	STA abs	\$91	STA ind,Y	\$95	STA zpg,X	\$99	STA abs, Y	\$9D	STA abs,X
	5	\$A1	LDA X,ind	\$A5	LDA zpg	\$A9	LDA #	\$AD	LDA abs	\$B1	LDA ind,Y	\$B5	LDA zpg,X	\$B9	LDA abs,Y	\$BD	LDA abs,X
	6	\$C1	CMP X,ind	\$C5	CMP zpg	\$C9	CMP #	\$CD	CMP abs	\$D1	CMP ind,Y	\$D5	CMP zpg,X	\$D9	CMP abs, Y	\$DD	CMP abs,X
	7	\$E1	SBC X,ind	\$E5	SBC zpg	\$E9	SBC #	\$ED	SBC abs	\$F1	SBC ind,Y	\$F5	SBC zpg,X	\$F9	SBC abs,Y	\$FD	SBC abs,X
	0	\$02	JAM	\$06	ASL zpg	\$0A	ASL A	\$0E	ASL abs	\$12	JAM	\$16	ASL zpg,X	\$1A	NOP impl	\$1E	ASL abs,X
	1	\$22	JAM	\$26	ROL zpg	\$2A	ROL A	\$2E	ROL abs	\$32	JAM	\$36	ROL zpg,X	\$3A	NOP impl	\$3E	ROL abs,X
	2	\$42	JAM	\$46	LSR zpg	\$4A	LSR A	\$4E	LSR abs	\$52	JAM	\$56	LSR zpg,X	\$5A	NOP impl	\$5E	LSR abs,X
•	3	\$62	JAM	\$66	ROR zpg	\$6A	ROR A	\$6E	ROR abs	\$72	JAM	\$76	ROR zpg,X	\$7A	NOP impl	\$7E	ROR abs,X
2	4	\$82	NOP #	\$86	STX zpg	\$8A	TXA impl	\$8E	STX abs	\$92	JAM	\$96	STX zpg,Y	\$9A	TXS impl	\$9E	SHX abs,Y
	5	\$A2	LDX #	\$A6	LDX zpg	\$AA	TAX impl	\$AE	LDX abs	\$B2	JAM	\$B6	LDX zpg,Y	\$BA	TSX impl	\$BE	LDX abs,Y
	6	\$C2	NOP #	\$C6	DEC zpg	\$CA	DEX impl	\$CE	DEC abs	\$D2	JAM	\$D6	DEC zpg,X	\$DA	NOP impl	\$DE	DEC abs,X
	7	\$E2	NOP #	\$E6	INC zpg	\$EA	NOP impl	\$EE	INC abs	\$F2	JAM	\$F6	INC zpg,X	\$FA	NOP impl	\$FE	INC abs,X
3	0	\$03	SLO X,ind	\$07	SLO zpg	\$0B	ANC #	\$0F	SLO abs	\$13	SLO ind,Y	\$17	SLO zpg,X	\$1B	SLO abs,Y	\$1F	SLO abs,X
	1	\$23	RLA X,ind	\$27	RLA zpg	\$2B	ANC #	\$2F	RLA abs	\$33	RLA ind, Y	\$37	RLA zpg,X	\$3B	RLA abs, Y	\$3F	RLA abs,X
	2	\$43	SRE X,ind	\$47	SRE zpg	\$4B	ALR #	\$4F	SRE abs	\$53	SRE ind, Y	\$57	SRE zpg,X	\$5B	SRE abs, Y	\$5F	SRE abs,X
	3	\$63	RRA X,ind	\$67	RRA zpg	\$6B	ARR #	\$6F	RRA abs	\$73	RRA ind, Y	\$77	RRA zpg,X	\$7B	RRA abs,Y	\$7F	RRA abs,X
	4	\$83	SAX X,ind	\$87	SAX zpg	\$8B	ANE #	\$8F	SAX abs	\$93	SHA ind, Y	\$97	SAX zpg,Y	\$9B	TAS abs,Y	\$9F	SHA abs,Y
	5	\$A3	LAX X,ind	\$A7	LAX zpg	\$AB	LXA #	\$AF	LAX abs	\$B3	LAX ind,Y	\$B7	LAX zpg,Y	\$BB	LAS abs,Y	\$BF	LAX abs,Y
	6	\$C3	DCP X,ind	\$C7	DCP zpg	\$CB	SBX #	\$CF	DCP abs	\$D3	DCP ind,Y	\$D7	DCP zpg,X	\$DB	DCP abs,Y	\$DF	DCP abs,X

c a b

0 1 2 3 4 5 6 7

7 \$E3 ISC X, ind \$E7 ISC zpg \$EB USBC # \$EF ISC abs \$F3 ISC ind, Y \$F7 ISC zpg, X \$FB ISC abs, Y \$FF ISC abs, X

And, again, as a rotated view, rows as combinations of c and b, and columns as a. We may observe a close relationship between the legal and the undocumented instructions in the vertical (quarter-)segements of each column.

С	b									a							
			0		1		2		3		4		5		6		7
	0	\$00	BRK impl	\$20	JSR abs	\$40	RTI impl	\$60	RTS impl	\$80	NOP #	\$A0	LDY #	\$C0	CPY #	\$E0	CPX #
	1	\$04	NOP zpg	\$24	BIT zpg	\$44	NOP zpg	\$64	NOP zpg	\$84	STY zpg	\$A4	LDY zpg	\$C4	CPY zpg	\$E4	CPX zpg
	2	\$08	PHP impl	\$28	PLP impl	\$48	PHA impl	\$68	PLA impl	\$88	DEY impl	\$A8	TAY impl	\$C8	INY impl	\$E8	INX impl
	3	\$0C	NOP abs	\$2C	BIT abs	\$4C	JMP abs	\$6C	JMP ind	\$8C	STY abs	\$AC	LDY abs	\$CC	CPY abs	\$EC	CPX abs
0	4	\$10	BPL rel	\$30	BMI rel	\$50	BVC rel	\$70	BVS rel	\$90	BCC rel	\$B0	BCS rel	\$D0	BNE rel	\$F0	BEQ rel
	5	\$14	NOP zpg, X	\$34	NOP zpg,X	\$54	NOP zpg,X	\$74	NOP zpg,X	\$94	STY zpg,X	\$B4	LDY zpg,X	\$D4	NOP zpg,X	\$F4	NOP zpg,X
	6	\$18	CLC impl	\$38	SEC impl	\$58	CLI impl	\$78	SEI impl	\$98	TYA impl	\$B8	CLV impl	\$D8	CLD impl	\$F8	SED impl
	7	\$1C	NOP abs.X	\$3C	NOP abs.X	\$5C	NOP abs.X	\$7C	NOP abs.X	\$9C	SHY abs.X	\$BC	IDY abs.X	\$DC	NOP abs,X	ŜFC	NOP abs.X
	0	\$01													CMP X, ind		
	1	\$05	1 3		AND zpg		EOR zpg		ADC zpg		STA zpg		LDA zpg	\$C5	1 3	\$E5	1 3
	2	\$09	ORA #	\$29	AND #	\$49	EOR #	\$69	ADC #	\$89	NOP #	\$A9	LDA #	\$C9	CMP #	\$E9	SBC #
1	3	\$0D	ORA abs	\$2D	AND abs	\$4D	EOR abs	\$6D	ADC abs	\$8D	STA abs	\$AD	LDA abs	\$CD	CMP abs	\$ED	SBC abs
	4	\$11	ORA ind, Y	\$31	AND ind, Y	\$51	EOR ind, Y	\$71	ADC ind, Y	\$91	STA ind, Y	\$B1	LDA ind,Y	\$D1	CMP ind, Y	\$F1	SBC ind,Y
	5	\$15	ORA zpg,X	\$35	AND zpg,X	\$55	EOR zpg,X	\$75	ADC zpg,X	\$95	STA zpg,X	\$B5	LDA zpg,X	\$D5	CMP zpg,X	\$F5	SBC zpg,X
	6	\$19	ORA abs, Y	\$39	AND abs, Y	\$59	EOR abs,Y	\$79	ADC abs,Y	\$99	STA abs,Y	\$B9	LDA abs,Y	\$D9	CMP abs,Y	\$F9	SBC abs,Y
	7	\$1D	ORA abs, X	\$3D	AND abs, X	\$5D	EOR abs,X	\$7D	ADC abs,X	\$9D	STA abs,X	\$BD	LDA abs,X	\$DD	CMP abs,X	\$FD	SBC abs,X
2	0	\$02	JAM	\$22	JAM	\$42	JAM	\$62	JAM	\$82	NOP #	\$A2	LDX #	\$C2	NOP #	\$E2	NOP #
	1	\$06	ASL zpg	\$26	ROL zpg	\$46	LSR zpg	\$66	ROR zpg	\$86	STX zpg	\$A6	LDX zpg	\$C6	DEC zpg	\$E6	INC zpg
	2	\$0A	ASL A	\$2A	ROL A	\$4A	LSR A	\$6A	ROR A	\$8A	TXA impl	\$AA	TAX impl	\$CA	DEX impl	\$EA	NOP impl
	3	\$0E	ASL abs	\$2E	ROL abs	\$4E	LSR abs	\$6E	ROR abs	\$8E	STX abs	\$AE	LDX abs	\$CE	DEC abs	\$EE	INC abs
	4	\$12		\$32			JAM		JAM		JAM	\$B2	JAM	\$D2	JAM		JAM
	5																
	5	⇒ 10	ASL ZPG,X	\$30	KUL ZPG,X	\$36	ьык zpg,х	۶/b	KUK ZPG,X	290	SIX Zpg, Y	ÞΒρ	тлх zbd'i	⊅ Π0	DEC zpg,X	910	INC zpg,X

C	b								ě	а							
			0		1		2		3		4		5		6		7
	6	\$1A	NOP impl	\$3A	NOP impl	\$5A	NOP impl	\$7A	NOP impl	\$9A	TXS impl	\$BA	TSX impl	\$DA	NOP impl	\$FA	NOP impl
	7	\$1E	ASL abs,X	\$3E	ROL abs, X	\$5E	LSR abs,X	\$7E	ROR abs,X	\$9E	SHX abs,Y	\$BE	LDX abs,Y	\$DE	DEC abs,X	\$FE	INC abs,X
	0	\$03	SLO X,ind	\$23	RLA X,ind	\$43	SRE X,ind	\$63	RRA X,ind	\$83	SAX X,ind	\$A3	LAX X, ind	\$C3	DCP X, ind	\$E3	ISC X,ind
	1	\$07	SLO zpg	\$27	RLA zpg	\$47	SRE zpg	\$67	RRA zpg	\$87	SAX zpg	\$A7	LAX zpg	\$C7	DCP zpg	\$E7	ISC zpg
	2	\$0B	ANC #	\$2B	ANC #	\$4B	ALR #	\$6B	ARR #	\$8B	ANE #	\$AB	LXA #	\$CB	SBX #	\$EB	USBC #
3	3	\$0F	SLO abs	\$2F	RLA abs	\$4F	SRE abs	\$6F	RRA abs	\$8F	SAX abs	\$AF	LAX abs	\$CF	DCP abs	\$EF	ISC abs
	4	\$13	SLO ind, Y	\$33	RLA ind, Y	\$53	SRE ind, Y	\$73	RRA ind, Y	\$93	SHA ind, Y	\$B3	LAX ind,Y	\$D3	DCP ind, Y	\$F3	ISC ind,Y
	5	\$17	SLO zpg,X	\$37	RLA zpg,X	\$57	SRE zpg,X	\$77	RRA zpg,X	\$97	SAX zpg,Y	\$B7	LAX zpg,Y	\$D7	DCP zpg,X	\$F7	ISC zpg,X
	6	\$1B	SLO abs, Y	\$3B	RLA abs, Y	\$5B	SRE abs, Y	\$7B	RRA abs, Y	\$9B	TAS abs, Y	\$BB	LAS abs, Y	\$DB	DCP abs, Y	\$FB	ISC abs,Y
	7	\$1F	SLO abs,X	\$3F	RLA abs,X	\$5F	SRE abs,X	\$7F	RRA abs,X	\$9F	SHA abs,Y	\$BF	LAX abs,Y	\$DF	DCP abs,X	\$FF	ISC abs,X

And, finally, in a third view, we may observe how each of the rows of "illegal" instructions at c=3 inherits behavior from the two rows with c=1 and c=2 immediately above, combining the operations of these instructions with the address mode of the respective instruction at c=1. (Mind that in binary 3 is the combination of 2 and 1, bits 0 and 1 both set.)

We may further observe that additional NOPs result from non-effective or non-sensical combinations of operations and address modes, e.g., instr. \$89, which would be "STA #", storing the contents of the accumulator in the operand. Some other instructions, typically combinations involving indirect indexed addressing, fail over unresolved timing issues entirely, resulting in a "JAM".

(We me also observe that there is indeed a difference in accumulator mode — as in "OPC A" — and immediate addressing. E.g., \$6A, "ROR A", is a valid instruction, while instruction \$7A, "ROR implied", is a NOP. We may also note how "ROR X,ind" at \$62 and "ROR ind,Y" at \$72 fail entirely and result in a JAM.)

а	 С								j	b							
			0		1		2		3		4		5		6		7
	0	\$00	BRK impl	\$04	NOP zpg	\$08	PHP impl	\$0C	NOP abs	\$10	BPL rel	\$14	NOP zpg,X	\$18	CLC impl	\$1C	NOP abs,X
0	1	\$01	ORA X, ind	\$05	ORA zpg	\$09	ORA #	\$0D	ORA abs	\$11	ORA ind,Y	\$15	ORA zpg,X	\$19	ORA abs,Y	\$1D	ORA abs,X
V	2	\$02	JAM	\$06	ASL zpg	\$0A	ASL A	\$0E	ASL abs	\$12	JAM	\$16	ASL zpg,X	\$1A	NOP impl	\$1E	ASL abs,X
	3	\$03	SLO X,ind	\$07	SLO zpg	\$0B	ANC #	\$0F	SLO abs	\$13	SLO ind,Y	\$17	SLO zpg,X	\$1B	SLO abs,Y	\$1F	SLO abs,X
1	0	\$20	JSR abs	\$24	BIT zpg	\$28	PLP impl	\$2C	BIT abs	\$30	BMI rel	\$34	NOP zpg,X	\$38	SEC impl	\$3C	NOP abs,X

1 -									,								:
а	С		0		1		2		3	b	4		5		6		7
	1	\$21	AND X,ind	\$25	AND zpg	\$29	AND #	\$2D	AND abs	\$31	AND ind, Y	\$35	AND zpg,X	\$39	AND abs, Y	\$3D	AND abs,X
	2	\$22	JAM	\$26	ROL zpg	\$2A	ROL A	\$2E	ROL abs	\$32	JAM	\$36	ROL zpg,X	\$3A	NOP impl	\$3E	ROL abs,X
	3	\$23	RLA X,ind	\$27	RLA zpg	\$2B	ANC #	\$2F	RLA abs	\$33	RLA ind,Y	\$37	RLA zpg,X	\$3B	RLA abs, Y	\$3F	RLA abs,X
	0	\$40	RTI impl	\$44	NOP zpg	\$48	PHA impl	\$4C	JMP abs	\$50	BVC rel	\$54	NOP zpg,X	\$58	CLI impl	\$5C	NOP abs,X
	1	\$41	EOR X,ind	\$45	EOR zpg	\$49	EOR #	\$4D	EOR abs	\$51	EOR ind, Y	\$55	EOR zpg,X	\$59	EOR abs, Y	\$5D	EOR abs,X
2	2	\$42	JAM	\$46	LSR zpg	\$4A	LSR A	\$4E	LSR abs	\$52	JAM	\$56	LSR zpg,X	\$5A	NOP impl	\$5E	LSR abs,X
	3	\$43	SRE X,ind	\$47	SRE zpg	\$4B	ALR #	\$4F	SRE abs	\$53	SRE ind, Y	\$57	SRE zpg,X	\$5B	SRE abs, Y	\$5F	SRE abs,X
	0	\$60	RTS impl	\$64	NOP zpg	\$68	PLA impl	\$6C	JMP ind	\$70	BVS rel	\$74	NOP zpg,X	\$78	SEI impl	\$7C	NOP abs,X
3	1	\$61	ADC X,ind	\$65	ADC zpg	\$69	ADC #	\$6D	ADC abs	\$71	ADC ind, Y	\$75	ADC zpg,X	\$79	ADC abs, Y	\$7D	ADC abs,X
3	2	\$62	JAM	\$66	ROR zpg	\$6A	ROR A	\$6E	ROR abs	\$72	JAM	\$76	ROR zpg,X	\$7A	NOP impl	\$7E	ROR abs,X
	3	\$63	RRA X,ind	\$67	RRA zpg	\$6B	ARR #	\$6F	RRA abs	\$73	RRA ind, Y	\$77	RRA zpg,X	\$7B	RRA abs,Y	\$7F	RRA abs,X
	0	\$80	NOP #	\$84	STY zpg	\$88	DEY impl	\$8C	STY abs	\$90	BCC rel	\$94	STY zpg,X	\$98	TYA impl	\$9C	SHY abs,X
4	1	\$81	STA X, ind	\$85	STA zpg	\$89	NOP #	\$8D	STA abs	\$91	STA ind, Y	\$95	STA zpg,X	\$99	STA abs, Y	\$9D	STA abs,X
-	2	\$82	NOP #	\$86	STX zpg	\$8A	TXA impl	\$8E	STX abs	\$92	JAM	\$96	STX zpg,Y	\$9A	TXS impl	\$9E	SHX abs,Y
	3	\$83	SAX X,ind	\$87	SAX zpg	\$8B	ANE #	\$8F	SAX abs	\$93	SHA ind, Y	\$97	SAX zpg,Y	\$9B	TAS abs, Y	\$9F	SHA abs,Y
	0	\$A0	LDY #	\$A4	LDY zpg	\$A8	TAY impl	\$AC	LDY abs	\$B0	BCS rel	\$B4	LDY zpg,X	\$B8	CLV impl	\$BC	LDY abs,X
5	1	\$A1	LDA X, ind	\$A5	LDA zpg	\$A9	LDA #	\$AD	LDA abs	\$B1	LDA ind,Y	\$B5	LDA zpg,X	\$B9	LDA abs,Y	\$BD	LDA abs,X
	2	\$A2	LDX #	\$A6	LDX zpg	\$AA	TAX impl	\$AE	LDX abs	\$B2	JAM	\$B6	LDX zpg,Y	\$BA	TSX impl	\$BE	LDX abs,Y
	3	\$A3	LAX X, ind	\$A7	LAX zpg	\$AB	LXA #	\$AF	LAX abs	\$B3	LAX ind,Y	\$B7	LAX zpg,Y	\$BB	LAS abs,Y	\$BF	LAX abs,Y
	0	\$C0	CPY #	\$C4	CPY zpg	\$C8	INY impl	\$CC	CPY abs	\$D0	BNE rel	\$D4	NOP zpg,X	\$D8	CLD impl	\$DC	NOP abs,X
6	1	\$C1	CMP X,ind	\$C5	CMP zpg	\$C9	CMP #	\$CD	CMP abs	\$D1	CMP ind,Y	\$D5	CMP zpg,X	\$D9	CMP abs,Y	\$DD	CMP abs,X
	2	\$C2	NOP #	\$C6	DEC zpg	\$CA	DEX impl	\$CE	DEC abs	\$D2	JAM	\$D6	DEC zpg,X	\$DA	NOP impl	\$DE	DEC abs,X
	3	\$C3	DCP X, ind	\$C7	DCP zpg	\$CB	SBX #	\$CF	DCP abs	\$D3	DCP ind, Y	\$D7	DCP zpg,X	\$DB	DCP abs,Y	\$DF	DCP abs,X
	0	\$E0	CPX #	\$E4	CPX zpg	\$E8	INX impl	\$EC	CPX abs	\$F0	BEQ rel	\$F4	NOP zpg,X	\$F8	SED impl	\$FC	NOP abs,X
7	1	\$E1	SBC X,ind	\$E5	SBC zpg	\$E9	SBC #	\$ED	SBC abs						SBC abs,Y		
	2	\$E2	NOP #	\$E6	INC zpg	\$EA	NOP impl	\$EE	INC abs	\$F2	JAM	\$F6	INC zpg,X	\$FA	NOP impl	\$FE	INC abs,X
	3	\$E3	ISC X,ind	\$E7	ISC zpg	\$EB	USBC #	\$EF	ISC abs	\$F3	ISC ind,Y	\$F7	ISC zpg,X	\$FB	ISC abs,Y	\$FF	ISC abs,X

As a final observation, the two highly unstable instructions "ANE" (XAA) and "LXA" (LAX immediate) involving a "magic constant" are both combinations of an accumulator operation and an inter-register transfer between the accumulator and the X register:

```
$8B (a=5, c=3, b=2): ANE # = STA # (NOP) + TXA
(A OR CONST) AND X AND oper -> A

$AB (a=4, c=3, b=2): LXA # = LDA # + TAX
(A OR CONST) AND oper -> A -> X
```

In the case of ANE, the contents of the accumulator is put on the internal data lines at the same time as the contents of the X-register, while there's also the operand read for the immediate operation, with the result transferred to the accumulator.

In the case of LXA, the immediate operand and the contents of the accumulator are competing for the imput lines, while the result will be transferred to both the accumulator and the X register.

The outcome of these competing, noisy conditions depends on the production series of the chip, and maybe even on environmental conditions. This effects in an OR-ing of the accumulator with the "magic constant" combined with an AND-ing of the competing inputs. The final transfer to the target register(s) then seems to work as may be expected.

(This AND-ing of competing values susggests that the 6502 is working internally in active negative logic, where all data lines are first set to high and then cleared for any zero bits. This also suggests that the "magic constant" stands merely for a partial transfer of the contents of the accumulator.)

Much of this also applies to "TAS" (XAS, SHS), \$9B, but here the extra cycles for indexed addressing seem to contribute to the conflict being resolved without this "magic constant". However, TAS is still unstable.

Simlarly the peculiar group involving the high-byte of the provided address + 1 (as in "H+1") - SHA (AHX, AXA), SHX (A11, SXA, XAS), SHY (A11, SYA, SAY) - involves a conflict of an attempt to store the accumulator and another register being put on the data lines at the same time, and the operations required to determine the target address for for indexed addressing. Again, the competing values are AND-ed and the instructions are unstable.

We may also observe that SHY is really the unimplemented instruction "STY abs,X" and SHX is "STX abs,Y" with SHA being the combination of "LDA abs,X" and SHX.

We may conclude that these "illegal opcodes" or "undocumented instructions" are really a text-book example of undefined behavior for undefined input patterns. Generally speaking, for any instructions xxxxxxx11 (c=3) both instructions at xxxxxxx11 (c=1) and xxxxxxx10 (c=2) are started in a thread, with competing ouput values on the internal data lines AND-ed. For some combinations, this results in a fragile race condition, while others are showing mostly stable behavior. The addressing mode is generally determined by that of the instruction at c=1.

(It may be interesting that is doesn't matter, if any of the two threads jams, as long as the timing for the other thread resolves. So there is no "JAM" instruction at c=3.)

The 65xx-Family:

Туре	Features, Comments
6502	NMOS, 16 bit address bus, 8 bit data bus
6502A	accelerated version of 6502
6502C	accelerated version of 6502, additional halt pin, CMOS
65C02	16 bit version, additional instructions and address modes
6503, 6505, 6506	12 bit address bus [4 KiB]
6504	13 bit address bus [8 KiB]
6507	13 bit address bus [8 KiB], no interrupts
6509	20 bit address bus [1 MiB] by bankswitching
6510	as 6502 with additional 6 bit I/O-port
6511	integrated micro controler with I/O-port, serial interface, and RAM (Rockwell)
65F11	as 6511, integrated FORTH interpreter
7501	as 6502, HMOS
8500	as 6510, CMOS
8502	as 6510 with switchable 2 MHz option, 7 bit I/O-port
65816 (65C816)	16 bit registers and ALU, 24 bit address bus [16 MiB], up to 24 MHz (Western Design Center)
65802 (65C802)	as 65816, pin compatible to 6502, 64 KiB address bus, up to 16 MHz

Site Notes

Disclaimer

Errors excepted. The information is provided for free and AS IS, therefore without any warranty; without even the implied warranty of merchantability or fitness for a particular purpose.

See also

- >> <u>Virtual 6502</u> (6502/6510 emulator)
- >> <u>6502 Assembler</u>
- >> 6502 Disassembler

External Links

- >> 6502.org the 6502 microprocessor resource
- $>> \underline{\text{visual6502.org}}$ visual transistor-level simulation of the 6502 CPU
- >> <u>The Western Design Center, Inc.</u> designers of the 6502 (still thriving)

Presented by virtual 6502, mass:werk.