

Essentials of Computer Systems - Exercises #4

1 Performance Equations

$$\text{Execution time} = T = IC \times t_{\text{CLK}} \times CPI = \frac{\#insn}{\text{program}} \cdot \frac{\#seconds}{\text{cycle}} \cdot \frac{\#cycles}{insn}$$

$$\text{Performance} = \frac{1}{T}$$

$$\text{Speedup} = \frac{T_{\text{old}}}{T_{\text{new}}}$$

Amdahl's law: the total speedup depends on

- fraction of X being used in original system $\Rightarrow f$
- enhancement/speedup of X $\Rightarrow S$

$$S_{\text{total}} = \frac{1}{\frac{f}{S} + (1-f)}$$

Exercise 1.1 Average CPI

When running a given benchmark we found the frequency and CPIs of instructions given in table 1. Afterwards, two separate modifications were made and benchmarking repeated:

- hardware modifications resulting in changed CPIs of the instructions (see table 2)
- modifications to the compiler resulting in changed frequencies of the instructions (see table 3)

Compare all three options and identify the best one!

Table 1		
<i>insn</i>	<i>f_i</i>	<i>CPI_i</i>
ALU	50%	1
load	20%	5
store	10%	3
other	20%	2

Table 2		
<i>insn</i>	<i>f_i</i>	<i>CPI_i</i>
ALU	50%	1
load	20%	4
store	10%	4
other	20%	2

Table 3		
<i>insn</i>	<i>f_i</i>	<i>CPI_i</i>
ALU	55%	1
load	10%	5
store	10%	3
other	25%	2

Exercise 1.2 Amdahl's law


The old CPU takes 5 seconds to execute a given program. A new CPU with four times faster adder¹ is available. The adder is used in 25% of the instructions in the given program. Compute the new execution time for the given program when using the new CPU.

¹adder is a part of the ALU

2 Execution on the Pipelined CPU

Exercise 2.1 For the following code snippet show:

- analysis of data dependencies. Identify the data hazards.
- show the timing diagram of execution on pipelined CPU without bypassing logic (see lecture slides)
- show the timing diagram of execution on pipelined CPU with bypassing logic from EX/MEM and MEM/WB interstage registers
- show the timing diagram of execution on pipelined CPU with bypassing logic from EX/MEM and MEM/WB interstage registers and with RegFile bypassing. RegFile bypassing allows the “overlap” of ID and WB stage by adding MUXes on the inputs to the interstage registers ID/EX.A and ID/EX.B, allowing to select either the RegFile outputs *rs* and *rt* or the data value from WB stage - please see schematic below.



recap:

insn syntax	operation
<i>and Rd, Rs, Rt</i>	$Rd \leftarrow Rs \text{ AND } Rt$
<i>or Rd, Rs, Rt</i>	$Rd \leftarrow Rs \text{ OR } Rt$
<i>lw Rt, offset(Rs)</i>	$Rt \leftarrow MEM[Rs + \text{offset}]$

code snippet:

```
lw R3, 0(R1)
and R4, R3, R2
or R5, R3, R2
and R3, R4, R5
```