



EssCS - Topic 2 Introduction to Computer Architecture

Lecture 6, 08.10.2024 Nuša Zidarič

Group Practical Assignment (Mini-Project) - see Brightspace

without minimum 9 points on the mini-project you can not pass this course !!!

Recap: von Neumann model Operation of VN model is completely defined

 Operation of VN model is completely defined with a sequence of instructions (seq. model)

- CPU memory
 bus
 VN bottelneck

 programmed
 IO system
 direct
 memory
 access
- CPU reads insns from the main memory and executes them
- memory: array of memory words (address, data)
 bus: address, control (read/write), data
- which insn is next?
 CPU has a program counter (PC) register
 PC holds the address of the next insn

the CPU is **reused** by insns! (parcel=insn)

how is the insn executed?
 CPU has an instruction register (IR)
 used by control to select correct ALU operation

machine code assembly meaning
000000 01000 01001 01010 00000 100000 add \$t2, \$t0, \$t1 add c, a, b

meaning CPU action add c, a, b c = a + b

other examples: lw (load word), sw(store word), j (jump), bne (branch if not equal)

Examples of instructions

CPU registerfile: R0 (dedicated constant value 0), R1, R2, ..., R31

0	32-bit wide , special registers $PC+4$ (32bit = 4 bytes)	E hi, lo
insn syntax	operation	meaning

add Rd, Rs, Rt $Rd \leftarrow Rs + Rt$

addi Rt, Rs, Imm $Rt \leftarrow Rs + Imm$ addu Rd, Rs, Rt $Ri \leftarrow Rs + Rt$

 $[hi, lo] \leftarrow Rs * Rt$ mult Rs. Rt

 $Rd \leftarrow Rs \ AND \ Rt$

and Rd, Rs, Rt or Rd, Rs, Rt $Rd \leftarrow Rs OR Rt$ $Rd \leftarrow Rt << shamt$ sll Rd, Rt, shamt

 $Rt \leftarrow MEM[Rs+offset]$ Iw Rt, offset(Rs) sw Rt, offset(Rs) $MEM[Rs+offset] \leftarrow Rt$

beg Rs, Rt, Label¹ i Label PC←new add

add immediate add unsigned¹

multiply¹

bitwise and bitwise or shift² left logical

load word

store word

jump

branch if equal

conditional unconditional

comments

arithmetic op.

arithmetic op.

arithmetic op.

arithmetic op.

logic op.

logic op.

logic op.

data transfer

data transfer

if true: PC←new

Performance

- $\bullet \ \ \text{Execution time} = T = IC \times t_{\text{CLK}} \times CPI = \frac{\#insn}{program} \cdot \frac{\#seconds}{cycle} \cdot \frac{\#cycpes}{insn}$
- Performance = $\frac{1}{T}$ • Speedup= $\frac{Told}{Tnew}$
- speedup is a FACTOR!

Performance

$$\bullet \ \ \text{Execution time} = T = IC \times t_{\text{CLK}} \times CPI = \frac{\#insn}{program} \cdot \frac{\#seconds}{cycle} \cdot \frac{\#cycpes}{insn}$$

• Performance =
$$\frac{1}{T}$$

• Speedup=
$$\frac{Told}{Tnew}$$

When running a given benchmark with the frequency of instructions given in table below, we measured the CPI for individual instructions and recorded the data below.

- (a) Compute the average CPI.
- (b) With modifications we were able to reduce the following:

 $\mathsf{CPI'}_{\mathrm{load-store}} = 1.2$ and $\mathsf{CPI'}_{\mathrm{ALU}} = 1.1$. Compute the speedup for the given benchmark.

$$\begin{split} \text{CPI}_{\text{load-store}} &= 1.4 \\ \text{CPI}_{\text{ALU}} &= 1.2 \\ \text{CPI}_{\text{control}} &= 2.0 \end{split}$$

 $CPI_{other} = 1$

Instructions	Average frequency
load	30%
store	5%
arithmetic	15%
comparison	5%
logical	10%
control	5%
other	30%

Amdahl's Law

- make the common case fast
- total speedup depends on:
 - ullet fraction of X being used in original system $\Rightarrow f$
 - enhancement/speedup of $X \Rightarrow S$

$$S_{\text{total}} = \frac{1}{\frac{f}{S} + (1 - f)}$$

We want to enhance a GPS application by using a new CPU. The new CPU is $10\times$ faster then the original CPU on GPS computations. Assuming that the original system was busy with GPS tasks 40% of the time, what is the total speedup by using the new CPU ?

- fraction of GPS being used in original system $\Rightarrow f =$
- enhancement/speedup of GPS \Rightarrow $S = S_{\text{total}} = \frac{1}{\frac{f}{f_{+}+(1-f)}} =$

Recap: CPU datapath

 $t_{\rm clk} =$ large

recall CPU operation viewed in 3 steps: fetch (F), execute (X), write-back (W)

single cycle datapath

insn 1: F/X/W F/X/W

multicycle datapath

insn 1: | F|X |W | insn 2:

pipelined datapath insn 1: FXW


insn 2: F X W

ullet true atomic F/X/W loop CPI = 1 (cycles-per-instruction) Tput=1 (instructions-per-cycle)


ullet one insn over multiple cycles ${\sf CPI}>1$ (and different for different insns) $Tput={\sf small}$ and $t_{
m clk}={\sf small}$

ullet overlap as much as possible CPI = 1 and Tput=1 and $t_{
m clk}=$ small NOTE: actual CPI and Tput are worse due to stalls


Single Cycle Datapath



Multi Cycle Datapath







 $^{^2}$ Figures: H. Patel, University of Waterloo