




EssCS - Topic 2 Introduction to Computer Architecture

Lecture 7, 15.10.2024 Nuša Zidarič


Single Cycle Datapath



insn syntax add Rd, Rs, Rt or Rd, Rs, Rt operation $Rd \leftarrow Rs + Rt$ $Rd \leftarrow Rs OR Rt$

meaning add bitwise or comments arithmetic op. logic op.

Single Cycle Datapath



insn syntax


lw Rt, offset(Rs) sw Rt. offset(Rs) operation

Rt ← MEM[Rs+offset] MEM[Rs+offset]← Rt meaning load word store word comments

data transfer data transfer


MEM refers to D\$

Single Cycle Datapath





beq Rs, Rt, Label j Label operation if true: $PC \leftarrow new$ $PC \leftarrow new$

meaning branch if equal jump comments conditional unconditional



- lacktriangle similarities w.r.t. Topic 1: fully pipelined design (latency = $\,$, Tput =
- keyword: replicate (each stage has separate hardware!)
- parcel: insn
- differences w.r.t. Topic 1: each stage has a different functionality
- different notation for timing diagram
 - before: clock cycles (columns) and hardware components (rows) on borders, parcels inside
 - now: clock cycles (columns) and insns (rows) on borders, stages (IF, ID, EX, MEM, WB) inside





Data Dependencies

$$R3 \leftarrow R1 + R2$$

$$R7 \leftarrow R1 + R3$$

Write-after-Read (WAR)

$$R3 \leftarrow R1 + R2$$

$$R1 \leftarrow R7 + R5$$

Write-after-Write (WAW)

$$R3 \leftarrow R1 + R2$$

$$R3 \leftarrow R7 + R5$$

insn 2 must wait for insn 1 to complete:

insn 1 writes

insn 2 read the same register

solution1: stalling (inserting NOPs)

insn 1 must read ${\bf old}$ value (not a problem if they execute in the correct order)


insn 1 reads


insn 2 writes the same register

insn 2 must complete after insn 1 (otherwise wrong result overwrites correct)


insn 1 writes

insn 2 writes the same register





Pipelined Datapath



Solution 2: BYPASSING (requires extra hardware): EX/MEM or MEM/WB \rightarrow inputs to EX, MEM/WB \rightarrow data input to MEM

add Rd, Rs, Rt $\mbox{Rd} \leftarrow \mbox{Rs} + \mbox{Rt}.$ add R7, R1, R3

CONTROL HAZARDS: branch instructions

condition is checked in EX and we already have two insns in IF and ID \Rightarrow we have to "NOP them out"

Main Memory

- Main memory: one-dimensional array of words holds both the insns and data
- how bits are organized and how to access them ?
 2 parameters: memory word and memory address
- ullet memory word: smallest number of bits with the same address word length =# bits in the word =n (one word can store 2^n different values) word length n is always a multiple of the CPU register length

NOTE: we can access more then n bits at a time, but not less !

• address: a number that uniquely defines one memory word (location) address length = # bits in address = m max memory size $= 2^m \cdot n$ NOTE: too small m is one of the biggest design mistakes!

Speed vs. Capacity: we want a fast and a big main memory
 ⇒ solution: memory hierarchy

Memory Hierarchy

- from the view-point of the memory: in a given time-frame, certain addresses are more likely then others!
- the sequence of addresses for a given program is not random
- different programs will form different sequences of addresses and will exhibit different degrees of locality
 - usual: A(i+1) = A(i) + 1
 - deviations: jumps, branches, swapping between insn and data access
 - we are likely to find repeating insns (e.g. loops) and data (e.g. arrays)
- temporal locality: recently accessed will likely be accessed in the near future
- spatial locality: next address will be close to the current one
- GOAL: optimize average access time by making a big, slow main memory look like the small, fast L1 cache (we have seen a split I\$ and D\$, we will consider higher levels of hierarchy as unified cache)

hy L1		L2		М
ce L1	$\overline{}$	L2	\subset	M
L1	<	L2	<	М
L1	>	L2	>	М
	< >		< >	