Mid Term Examination of B. Sc. Engg. (CSE) January-June 2022 Course Title: Computer Organization and Architecture Course Code: CIT-313 Marks: 15 Time: 40 Min N.B. Answer the following questions. (Split answers are highly discouraged) Describe the structure of SRAM. Distinguish among PROM, EPROM, EEPROM and flash. Why RAM is so called? Consider a machine with a byte addressable main memory of 216 bytes and block size of 8 bytes. Assume that direct mapped cache consisting of 32 lines is used with this machine. How is a 16-bit memory address divided into tag, line number, and byte number? b. Into what line would bytes with each of the following addresses be stored? 1100 0011 0011 0100 c. How many total bytes of memory can be stored in the cache? d Why is tag stored in the cache? Give the basic elements to design different buses. Describe PCI bus structure, Define interrupts. How do the multiple interrupts mar aged?

Patuakhali Science and Technology University Department of Computer Science and Information Technology

B.Sc. Engg. (CSE) 5th Semester (L-III, S-I), January-June/22 Course Code: CIT-313 Course Title: Computer Organization and Architecture

Credit Hour: 3.00 Session: 2019-2020 Full Marks:70 Duration: 3 Hours

[Figure in the right margin indicates full marks. Answer should be short, neat and clean. Split answering of any question is not recommended 1

				A	recommended.]			
,		Cina d	h		y 5 of the following	•	Control of professional	4
1.	a)	Dorenoc	he learning out	comes from this co	urse with respect to	o your current and	forthcoming professional	-7
	perspective. b) i. What is computer family?						J	
	0)	,ik.	Find out the au	otient and reminder	by performing two's	complement divisio	n operation where divisor	4
			= -4 and divide	nd = -7				
	c)	i.	Assume numbe	rs are represented in	6-bit two's complem	nented representation	 Show calculation of the 	\mathcal{D}_{z}
		-	following.	•			િ	
					-A+B (Hex		_	
		ii.	Enlist the categorical shift?	gories of computer's	s functions, What is	the difference bety	veen arithmetic shift and	1+2
(3)	3	Cina 1	ha taabuulaaisal	C	hina computer gene	eration Also mentic	on the key technological	4
	(a)	develo	ne technological	consecutive generation	on in current era.	Julion, This man	•	_
	b) -		Give the compa	rative discussion bet	ween 2's complemen	t and sign magnitude	representation.	2
	,	ii.	Explain variable	e length instruction v	vith example. Explair	the issues regarding	a instruction set design.	2
	c)	Mentic	on the advantages	and disadvantages of	f condition codes.			3
		"Each	operation needs o	perand"-justify this	statement. Briefly de	scribe various catego	ries of operand.	
3.	· 63	Distin	wich among dies	et accordative and ce	t associative mapping	of cache.		2
3.		i.	For hexadecim	al main memory ac	dresses F000EE, F	ABCEF, show the	following information in	5
	: "/	· ·	hexadecimal for	rmat. (Where cache s	ize is 64 KBytes).			
				a Tag Line and V	Vord values for a dire	ct mapped cache.	L	
-				b. Tag, Set and Wo	ord values for two-wa	y set associative cach	ne.	
200		ii.	Explain differer	it replacement algori	thms with respect to o	a DRAM	D	25
2 .0	(c)	i. 5	Why is SRAM	so called? Distinguis	h between SRAM and	u DKAWI.	(x , x , x , x)	2.5
-		ii.* Disting	Explain the SRA	ROM, EEPROM.			Free	2
	d)		. •	-				
(1)	a)	What i	s RAID? Explain	error detection and	error correction mech	nanisms in semicondu	ictor memory.	4
•	b)	Cive th	he technological f	eatures of the storage	e tape, CD, DVD, HL	DD, SSD, Hash.		2+2
	c)	Why in	nput/output modu	le is used in compute	r system? Describe the	he functions of I/O m	odule.	2+2
	d)	Shortly	y explain periphe	ral devices with its	classification. Distin	iguish between progr	ram driven and interrupt	
		driven	1/O.					
(3)	a)	i.	Describe pipelir	ning. How can the pir	eline be sustained in	case of branch dealing	ng?	1+2
9	α,	ii.	"Pipeline proces	ssor with k stages is I	time faster than non	-pipeline processor"	justify this statement.	2
	b) -	i.	Why interrupts	is used in computer s	ystem? Classify inter	rupts.		2.5
	ú	ji.	How does the pr	rocessor handle multi	iple interrupts?			2.5 1.5
	c)	i.	Enlist different	addressing mechanism	m.	- A - basa walua	P = register that holds	2.5
3 3		ii.		fective address EA	= (A) + (R) where	e, A – base value,	R = register that holds	2.5
	- 3		displacement.	number of page table	entries that are need	ded for the following	combinations of virtual	1+3
- 6.	a)	i.		and page size (P).	chilles that are need	aca for the following	, •••••••••	
			(1)	7,				
				. O . n	P=2 ^p #PTE		₹)	
				3:	2 4K			
				64	4 8K	200		
		::	How does the n	age fault handle in \	/M system			
		ii.	Hew does the p	age raunt mandre m	in System.			
	b)	Disting	uish between CIS	C and RISC.				3
	c)	Explair	the micro-opera	tions for executing th		on with respect to IA	S architecture.	3
					ADD AX, 3	autia ct		1.70
	d)			ince measures were	recorded when exe	100,000	chmark programs for a	1+3
		machin	C.	Instruction	Percentage . of	No. of cycles per	ř	
				category	occurrence	instruction		
				ALU	- 40	. 2		
				Load & Store	17	3		
				Branch	40	5		
				Others	. 3	6		

Others 3 6

Assume that the execution of 350 instructions and the clock rate of the CPU is 1.2 GHz. Calculate CPU time, CPI and MIPS.

Opp

5th Semester (Level-3, Semester-I), Midtern Examination of B.Sc. Engg. (CSE), January-June/2021, Session: 20 Course Code: CIT-313 Course Title: Computer Arghitecture	
Tourse Code, CII-11 (Course Title) Commutes A 11:	18-19
Course Code: CIT-313 Course Title: Computer Architecture Full Marks: 15 Duration: 50 minutes	
[Figures in the right margin indicate full marks]	
Answer all the following questions.	
List and briefly define the possible states that I f	
2. Consider a hypothetical microgram states that define an instruction execution.	3
Consider a hypothetical microprocessor generating a 16-bit address (for example, assume that the program having a 16-bit details and	3
having a 16-bit data bus.	
(3/	
What is the maximum memory address space that the processor can access directly if it is connected to	
"16-bit memory"? 4096	a
What is the maximum memory address space that the pressure	1
an "8-bit memory"? 32	
What architectural foothers will all and the	
If an input and an output instruction can specify an 8-bit I/O port number, how many 8-bit I/O ports can the	
	1
Give the elements for designing bus.	
('5)	1.
4. Why study Computer Organization and architecture? Describe the structure and functions of a	
computer.	. 3
S. Describe the evolution of DRAM and processor characteristics.	
s and of broad and processor characteristics	2
9. Prepare a question on semiconductor main memory and answer it yoursels?	, ,

Mid Term Examination of B. Sc. Eings. (CSE) January-June 2020 Course Title: Computer Organization and Architecture Course Code: CIT-313 Marks 15 NB, Answer the following questions. (Split answers are highly discouraged) the basic elements to design different buses. Describe PCI bus structure. Lention the characteristics of computer family. Distinguish among sequential, hested, time sequence and provity interrupt Entist the processors from 4 bit to 64 bit. Mention the categories of IAS instruction set with example (opcode, symbolic presentation and description). (2 Mid Ferm Examination of B. Sc. Engg. (CSE) January June 2017 Course Tule: Computer Organization and Architecture Course Code: CIT-313 3 115.5 with a byte addressable main memory of 216 bytes and block szie 8 bytes. are that a direct mapped eache consisting of 32 lines is used with this machine. How is, 16-bit memory address divided into tag, line number and byte number? into what line would bytes with each of the following addresses be stored? 0001 0001 0001 1011 1100 0011 0011 0100 Suppose the byte with the address 0001 1010 0001 1010 is stored in the cache. What are the addresses of other bytes stored along with it? Why is the tag also stored in the chehe? connection is needed in computer? Briefly describe the considering elements to design a Mid Term Examination of B. Sc. Engg. (CSE) January-June 2019 Course Title: Computer Organization and Architecture Course Code: CIT-313 Time: 35 Min Marks: 15 Find out the quotient and reminder by performing two complement division operation where divisor = 3 and dividend = 17. 49 Expalin Booth's algorithm with flowchart. Mention steps of interrupt driven 1/0. (2) 0 13 esembe peripheral devices. 2

Patuakhali Science and Technology University 5th Semester (Level-3, Semester-1) Final Examination of B.Sc. Engg. (CSE) (Junuary-June 2021) Course Code: CIT-313 Course Title: Computer Organization and Architecture Credit Hour: 3.00 Session: 2018-2019 Full Marks:70 Duration: 3 Hours [Figure in the right margin indicates full marks. Split answering of any question is not recommended.] Asswer any 5 of the following questions. Answer must be brief, relevant and neat. Describe RAID working mechanism. b) "If a large number of device are connected to the buses, performance will suffer"- explain this statement. Distinguish among local bus, system bus and expansion bus. (3) Give the characteristics of RISC and CISC. (13) Describe about set associative mapping. Give the replacement algorithms in eache memory. Shortly explain the working mechanism of operating system to interact user with computer hardware. Find out the quotient and reminder by performing twos complement division operation where divisor = -3 and dividend == -7. Define random access memory. Distinguish between two's complement and sign magnitude representation Consider a machine with a byte addressable main memory of 216 bytes and block size of 8 bytes. Assume that a direct mapped cache consisting of 32 lines is used with this machine. i) How is a 16-bit memory address divided into tag, line number, and byte number? ii) Into what line would bytes with each of the following addresses be stored? 2 i. 0001 0001 0001 1011 (4) ii. 1100 0011 0011 0100 iii) How many total bytes of memory can be stored in the cache? 1 Distinguish between program driven and interrupt driven I/O. 7 i) Illustrate and list the micro-operations to perform addition between two operands from memory ii) Assume numbers are represented in 6-bit two's complemented representation. Show calculation of the following. -1A+2B (Hex) Why I/O module is used in computer system? Classify the external devices Write short notes (any two) i) Dual core. ii) Pentium 4. iii) Core i7. What, in general terms, is the distinction between computer organization and computer architecture? List and briefly define the main structural components of a computer. Explain Moore's law. On the IAS, describe the process that the CPU must undertake to read a value from memory and to write a value to memory in terms of what is put into the MAR, MBR, address bus, data bus, and control bus. What are the key properties of semiconductor memory? What is the difference between DRAM and SRAM 3 in terms of characteristics such as speed, size, and cost? Define memory cell. Describe the structure of a typical Memory Cell. What is chip logic? Describe a 16 Megabit DRAM (4M × 4) memory structure. 3 b) How Error-Correcting Code works? Describe the Hamming Error-Correcting Code procedure. Write down the elements of a machine instruction. Draw and describe the Instruction Cycle State Diagram 3 d) Describe about Nested Procedures. What is the difference between an arithmetic shift-and a logical shift? a) Define register addressing. Describe the x86 Instruction Formats What is user visible registers? Draw the Internal Structure of the CPU e) Write down the control and status registers. Describe the data flow of fetch and indirect eyele. d) What is instruction pipelining? Describe the Six-Stage CPU Instruction Pipelining with timing diagram 42


example of a routing protocol that takes a centralized and a decentralized approach."

5th Semester (L-3, S-1) Final Examination of B.Sc. Engg (CSE) denergy-June 28 Course Code, CIT-313 Course Title: Computer Organization and Architecture Duration: 3 Hours Credit Hour: 3.00 Session: 2017-18 Full Marks:70 fFigure in the right margin indicates full marks. Split answering of any question is not recommended j Answer any 7 of the following questions. Why do you need to study computer organization and erchitecture? A hypothetical machine has 5 instructions (3) 0001-Load AC from memory 0011=Load AC from LO 0010=Store AC to memory 0111=Store AC to 1:0 0101=Add to AC from memory 1 0110=Sub memory from AC In this case, the 12-bit address identifies a particular I/O device. Show the program execution (using 16 on instruction format where prefix 4 bits for opcode) for the following program. i) Load AC from device 6. ii) Add contents of memory location 555 iii) Store AC to memory location 999 Assume that the next value retrieved from device 6 is 7 and that location 555 contains a value of 3. "Interconnection is necessary in computer system" briefly describe this statement 15 Enlist the registers of IAS computer with its functionality 2 15 What are the difference among sequential, direct, and random access Describe about set associative mapping. Suppose FFFFF8 is an address of 16M memory. Find our the corresponding address of 16K line cache in associative mapping. How does the cache speed up the computer performance? 2 How can you characterize the memory of your computer? Explain Booth's algorithm for multiplicand Q=3 and multiplier M=-7. What is computer system. Distinguish between synchronous and asynchronous timing bus opera Which issues are responsible for designing instruction set? Explain the complement division procedure for dividence and divisor N Give the diessification of prepherial devices, Explain the function of an 1/O module. Assume numbers are represented in 8-bit two's complemented representation. Show calculation of the following. 8 5 21 0010 -6-13 Define interrupts. How does the processor handle multiple interrupts? Explain different types of operation. Perform arithematic left shift (10100110) for 3 bits and right rossee (10100110) for 3 bits. Give the replacement algorithms in cache memory. a) Distinguish between SRAM and DRAM. If an instruction contains four addresses, what might be the purposes of each address? Explain error detection and error correction mechanisms in semiconductor memory. What do you mean by variable length addressing? Why is it necessary? 1+1 Explain various different addressing techniques in computer programming. b) OR Describe about control signals of CPU() "Each operation needs operand"-justify this statement. Briefly describe various categories of operand (M c) What general roles are performed by processors? What do you mean by user visible register in CPU? Also mention advantages and disadvantages of concodes 1 What is the function of condition codes? What are the differences between the two's complement representation of a number and the two's complement of a number? Describe pipelining. "Pipeline processor with k stages is k time faster than non pipeline processor" justify this statement

Patuakhall Science and Technology University

	Patuskhall Science and Technology University Semester (Level-), Semester-I) I had Exantination of B.Sc. Engg. (CSE) Damary Cone 2018) Course Ceste CH-313 Course Title: Computer Organization and Architecture Crestit Hour: 3.00 Session; 2015-16 Lull Marks, 70 Duration, 3 Hours	
	I more in the right margin indicates full marks. Spile mowering of any question is not recommended.] The rear S of the following questions. Assurer mass be being, relevant and neat.	6
	In the Case, the 12-bit address klearings a particular 10 desire Show the program execution (using 16 bit instruction format where profits 4 bits (or opened) 10 the John program execution (using 16 bit instruction format where profits 4 bits (or opened) 10 the John program execution (using 16 bit instruction format where profits 4 bits (or opened) 10 the John program of the profit in the John program of the John profit in the J	,
	I and At from device 91 Nad contents of memory location 5533	, O.
	hi Store AC to memory location 666. Assume that the next value retrieved from a realized by the 2.3 rd tecanion 555 contains a value of 3	
Įų.	11 Destrigation between computer architecture and openization (1) of cution the computer generation with its opening rechnology for a need roles are performed in occasion registers?	2+4
(2)		2
2 6)	Explain the distinction between the written sequence and time sequence of an instruction. Illustrate and list	214
h	Uniterentiate between CISC and IUSC architectures. What are their (typical) fluracteristics? Give some	2/3
5)	any convenient of each esterior (13)	2
1	Cycour the Lev leatures of RAID 9-RAID & Harden concessor is inefficient for bonneh instruction Explain	3+3
12	meeting to local the branches in pipelinance (PI), decode instruction and calculate address (DA). The operand (FO), and execute (EX). Draw a siming diagram for historican pipeline operation for a sequence of 9 instructions, in which the fifth justiculion is a transh that Is taken and in which there is no data decolution is	4-2
0	Mention data type for multimedia and give 2 i ultimedia instruction of thiel Pentium product Membru the odvantages and disadvantages of varieties length admissing.	2
12	Complex representation Show estendance of it tollowing. A SH (Her) 51 -13.17 (Decime):	313
15	1) I said and the questions using accountles by periodicity two complement division operation where divisor = 3 and divident = -7 in illustrate the arithmetic distinguished.	4+2
3	Specific problem presumeral devices with its about the man Describe the functions of 10 models out	. 2
	Snowly explain peripheral devices with its etastification. Distinguish between program driven and interrupt devices with its etastification. Distinguish between program driven and interrupt driven SRAM and DRAM	2+4
	Martine Control's gross among asserts many the first of the high replacement algorithms of tracine memory	2
12/		543. 3+3.
10	John Line characteristics of confibring sentit (3)	7.7

Patuakhali Science and Technology University B.Sc. Engg. (CSE) Level-3, Semester-2 Final Examination-2016 (January-June) Course Code: CIT-313 Course Title: Computer Organization and Architecture Duration: 3 Hours Credit Hour: 3.0 Full Marks: 70 Session: 2013-2014 [Figure in the right margin indicates full marks. Split answering of any question is not recommended.] Answer any 5 of the following questions. Answer must be brief, relevant and neat. [A.] Explain about the learning outcomes for studying the Computer Organization and Architecture course. (3) Plastrate the basic elements of a digital computer. What are the roles of different register of control unit and the ALU? (Br] How are data read from a magnetic disk? List and briefly define three techniques for performing 1/0 Four benchmark programs are executed on three Laptops with the following results Laptop A Laptop B Laptop C Program 1 10 Program 2 100 1000 Program 3 100 Program 4 800 The table shows the execution time in seconds, with 200,000,000 instructions executed in each of the four programs. Calculate the MIPS values for each computer for each program. Then extendete the arithmetic and harmonic means assuming equal weights for the four programs, and rank the computers based on arithmetic mean and harmonic mean. Consider the below computer specification > Pentium Intel® Core™ 17 4.7 GHz > 2GB 1333 MHz DDR3 SoDIMM expandable Up to 4GB memory 32 KB L1 Cache, 256 KB L2 cache and 4MB L3 Cache > 1TB 7200 RPM SATA8 Hard drive > (6) High speed USB 2.0 (2 side/4 rear), (2) Side audio ports: headphone and microphone,(2) PS/2 ports2, Serial2 > 19" Inches LCD Monitor, 0.25 mm AG, 1280×1024 at 80 MHz > 48x DVD RW Optical > 256 MB PCI express graphics card > 56K data/fax Modem 64 bit PCI sound card > Intel® 82578DM, 10M/100M/1000M Gigabit Ethernet What does it all mean? Discuss about eache/main memory structure with block diagram Your computer Hard disk drive with 8 surfaces, 512 tracks per surface, and 64 sectors per track. Sector size is 1 KB. The average seek time is 8 ms, the track-to-track access time is 1.5 ms, and the drive rotates at 3600 rpm. Successive tracks in a cylinder can be read without What is the average access time? Assume this file is stored in successive sectors and tracks of successive cylinders, starting at sector 0, track 0, of cylinder i Estimate the time required to transfer a 5-MB file. iv) What is the burst transfer rate?



Patuakhali Science and Technology University

B.Sc. Engg. (CSE) Level-3, Semester-2 Final Examination-2023 (January-June)

Course Code: CIT-313 Course Title: Computer Organization and Architecture

edit Hour: 3.0 Session: 2020-2021 Full Marks:70 Duration: 3 Ho Duration: 3 Hours Credit Hour: 3.0

Figure in the right margin indicates full marks. Split answering of any question is not recommended.

[Figure in the right margin indicates full marks. Split answering of any question is not recommended.] Answer any 5 of the following questions.	
Define Computer Organization and Computer Architecture. What is the difference between the them? What are the key concepts of Von Neumann architecture? Define hardware and software programming. Define Interrupts. What are the approaches for handling multiple interrupts? Illustrate and explain. What are the steps of the instruction cycle for the instruction "SUB B, A," which stores the difference of memory locations B and A into location A?	2 5 5 2
 a) Define computer instructions and describe their types. b) Where Zero-address instructions are applicable and how? Explain. c) What are logical, arithmetic, and cyclic (rotate) shifts? Apply a 4-bit logical right shift, logical left shift, arithmetic right shift, arithmetic left shift, right rotate, and left rotate to the bits 10100110. d) What is a procedure, and why is it necessary? Illustrate and explain the procedure mechanism. 	3 2 5
What is an I/O module, and why is it necessary? What are the differences among Programmed I/O, Interrupt-driven I/O and direct memory access (DMA)? Describe with flowcharts. How does a DMA module transfer control to the processor after its task? Does it interrupt the processor? Define cycle stealing in DMA.	3 5
d) Give the features of CISC and Corei7 in the perspective of computer architecture and organization.	4
A hypothetical machine has 6 instructions 1110=Load AC from memory 1011=Sub memory from AC	5
Enlist different addressing mode. Assume numbers are represented in 6-bit two's complemented representation. Show calculation of	2+2 2+3
the following. a) -A+B (Hex) b) -33-17 (Decimal)	
Consider a machine with a byte addressable main memory of 2 ¹⁶ bytes and block size of 8 bytes. Assume that a direct mapped cache consisting of 32 lines is used with this machine. How is a 16-bit memory address divided into tag, line number, and byte number? Into what line would bytes with each of the following addresses be stored? 0001 0001 0001 1011 1101 0000 0001 1101 Suppose the byte with address 0001 1010 0001 1010 is stored in the cache. What are the addresses of the other bytes stored along with it? How many total bytes of memory can be stored in the cache? Calculate the multiplication operation using Booth's algorithm for Q = -17 (multiplicand) and M = 16 (multiplier). Define access time and cycle time.	4 2+3
Distinguish among sequential, direct and random memory access.	2.3

Explain the responsibility of memory management unit in computer system. Assume a pipeline with 4 stages: fetch instruction (FI), decode instruction and calculate address (DA) fetch operand (FO), and execute (EX). Draw a timing diagram for instruction pipeline operation for sequence of 9 instructions, in which the fifth instruction is a branch that is taken and in which there is					
b) Des	no data dependencies. Describe the structure of SRAM. Give the features of SRAM and DRAM.				
c) Def	fine virtual address and physical address space. Explain page miss mechanism in virtual memeory	2+3			