


6. Registers and Counters

6.1 REGISTERS

Register- a group of binary cells suitable for holding binary information.




□Clock=1 ;input information transferred

□Clock=0 ;unchanged

□Clear=0 ;clearing the register to all 0's prior to its clocked operation.



6.1 REGISTERS - Register with Parallel Load




- □Clock=1 ;input information
 - ->loading
- □Clock=0 ;the content of the register ->unchanged
- □Load input=1; the I inputs are transferred into the register
- □Load input=0; maintain the content of the register



6.2 SHIFT REGISTERS


Shift register-capable of shifting its binary information in one or both directions



The simplest shift register



6.2 SHIFT REGISTERS - Serial Transfer



To prevent the loss of information stored in the source register




6.2 SHIFT REGISTERS - Serial Transfer

Serial-Transfer Example

Timing pulse	Shift register A	Shift register B	Serial output of B
lnitial value			
Initial value	1011	0 0 1 0	0
After T₁	1101	1001	1
After T ₂	1110	1100	0
After T₃	0111	0110	0
After T ₄	1011	1011	1



6.2 SHIFT REGISTERS - Serial Addition



Operation

- □the A register ->augend ,the B register ->addend ,carry ->0
- ☐ The **SO** of **A** and **B** provide a pair of significant bits for the **FA**
- ☐ Output **Q** gives the input carry at **z**
- ☐ The shift-right control enables both registers and the carry flip-flop.
- ☐The sum bit from **S** enters the leftmost flip-flop of **A**

Fig. 6-5 Serial Adder



6.2 SHIFT REGISTERS - State Table for Serial Adder

Present value of carry

Table 6-2
State Table for Serial Adder

Output carry

Present State	Inp	uts	Next State	Output	Flip-Flop Inputs		
Q	Χ	у	Q	S	JQ	KQ	
0	0	0	0	0	0	Х	
0	0	1	0	1	0	X	
0	1	0	0	1	0	X	
0	1	1	1	0	1	X	
1	0	0	0	1	X	1	
1	0	1	1	0	X	0	
1	1	0	1	0	X	0	
1	1	1	1	1	X	0	

$$J Q = x y$$
 $K Q = x' y' = (x + y)$
 $S = x \oplus y \oplus Q$
By k-map



6.2 SHIFT REGISTERS - Second form of Serial Adder





Fig. 6-6 Second form of Serial Adder



6.2 SHIFT REGISTERS - Second form of Serial Adder

Universal Shift Register



 $\Box S_1$, $S_0 \rightarrow 0$, 0; No change

 $\Box S_1$, $S_0 \rightarrow 0$, 1; Shift right

 $\Box S_1$, $S_0 \rightarrow 1$, 0 ;Shift left

 $\Box S_1$, $S_0 \rightarrow 1$, 1; Parallel load

Fig. 6-7 4-Bit Universal Shift Register



6.3 RIPPLE COUNTERS




Fig. 6-8 4-Bit Binary Ripple Counter




6.3 RIPPLE COUNTERS - Binary Ripple Counter

Count sequence A ₃ A ₂ A ₁ A ₀		Conditions for Complementing
0 0 0 0 0 0 0 1 0 0 1 0 0 1 0 0 0 1 0 1 0 1 1 0 0 1 1 1 	Complement Ao	Ao will go from 1 to 0 and complement A ₁ Ao will go from 1 to 0 and complement A ₁ ; A ₁ will go from 1 to 0 and complement A ₂ Ao will go from 1 to 0 and complement A ₁



6.3 RIPPLE COUNTERS









6.3 RIPPLE COUNTERS - BCD Ripple Counter




Fig. 6-9 State Diagram of a Decimal BCD-Counter




Fig. 6-10 BCD Ripple Counter



6.3 RIPPLE COUNTERS - BCD Ripple Counter

Operation

- 1. Q₁ is complemented on the negative edge of every count pulse.
- 2. Q₂ is complemented if Q₈=0 and Q₁ goes from 1 to 0. Q₂ is cleared if Q₈=1 and Q₁ goes from 1 to 0.
- 3. Q₄ is complemented when Q₂ goes from 1 to 0.
- 4 .Q₈ is complemented when Q₄Q₂=11 and Q₁ goes from 1 to 0. Q₈ is cleared if either Q₄ or Q₂ is 0 and Q₁ goes from 1 to 0



6.3 RIPPLE COUNTERS - BCD Ripple Counter

Three-Decade Decimal BCD Counter




Fig. 6-11 Block Diagram of a Three-Decade Decimal BCD Counter

☐ To count from 0 to 999, We need a three-decade counter.




6.4 SYNCHRONOUS COUNTERS

- Synchronous Counters
 - Binary Counter
 - Up-Down Binary Counter
 - **OBCD** Counter
 - Binary Counter with Parallel Load
 - Other Counter



6.4 SYNCHRONOUS COUNTERS - Binary Counter



☐ The first stage A₀ has its J and K equal to 1 if the counter is enabled.

□The other **J** and **K** inputs are equal to **1** if all previous loworder bits are equal to **1** and the count is enabled.

Fig. 6-12 4-Bit Synchronous Binary Counter



6.4 SYNCHRONOUS COUNTERS - Up-Down Binary Counter




Fig. 6-13 4-Bit Up-Down Binary Counter

- **□Up** input control=1; count up (the **T** inputs receive their signals from the values of the previous normal outputs of the flip-flops.)
- □Down input control=1, up input control=0; count down
- **□Up=down=**0 ;unchanged state
- **□Up=down**=1 ;count up



6.4 SYNCHRONOUS COUNTERS - BCD Counter

Table 6-5
State Table for BCD Counter

Present State			Next State			Output	Flip-Flop Inputs					
Q ₈	Q ₄	Q_2	Q ₁	Q ₈	Q ₄	Q ₂	Q ₁	у	TQ ₈	TQ ₄	TQ ₂	TQ ₁
0	0	0	0	0	0	0	1	0	0	0	0	1
0	0	0	1	0	0	1	0	0	0	0	1	1
0	0	1	0	0	0	1	1	0	0	0	0	1
0	0	1	1	0	1	0	0	0	0	1	1	1
0	1	0	0	0	1	0	1	0	0	0	0	1
0	1	0	1	0	1	1	0	0	0	0	1	1
0	1	1	0	0	1	1	1	0	0	0	0	1
0	1	1	1	1	0	0	0	0	1	1	1	1
1	0	0	0	1	0	0	1	0	0	0	0	1
1	0	0	1	0	0	0	0	1	1	0	0	1

$$TQ1 = 1$$

$$TQ2 = Q'8Q1$$

$$TQ4 = Q2Q1$$

$$TQ8 = Q8Q1 + Q4Q2Q1$$

$$y = Q8Q1$$



6.4 SYNCHRONOUS COUNTERS - Binary Counter with Parallel Load




Fig. 6-14 4-Bit Binary Counter with Parallel Load



6.4 SYNCHRONOUS COUNTERS - Binary Counter with Parallel Load

BCD COUNTER using Binary Counter with Parallel Load




Fig. 6-15 Two ways to Achieve a BCD Counter Using a Counter with Parallel Load

- The **AND** gate detects the occurrence of state **1001(9)** in the output. In this state, the load input is enabled and all-**0**'s input is loaded into register.
- □The **NAND** gate detects the count of **1010(10)**, as soon as this count occurs the register is **cleared.**
- □ A momentary **spike** occurs in output A2 as the count goes from **1001** to **1010** and immediately to **0000**




6.5 OTHER COUNTERS

- Counter with Unused States
 - Don't care conditional Counter
- Ring Counter
- Johnson Counter




6.5 OTHER COUNTERS - Counter with Unused States






6.5 OTHER COUNTERS - Ring Counter





6.5 OTHER COUNTERS - Johnson Counter



(b) Count sequence and required decoding

Fig. 6-18 Construction of a Johnson Counter

☐ A circular shift register with the complement output of the last flip-flop connected to the input of the first flip-flop.



6.6 HDL FOR REGISTERS AND COUNTERS - Shift Register

```
// Behavioral description of a 4-bit universal shift register
                                                                               initial fork
// Fig. 6.7 and Table 6.3
                                                                                // test reset action load
module Shift_Register_4_beh (
                                                   // V2001, 2005
                                                                                #3 reset b = 1:
                 [3: 0]
                                                   // Register output
 output reg
                                  A par,
                                                                                #4 reset b = 0:
 input
                                  [3: 0]
                                                   I par,
                                                                                #9 reset b = 1;
      Parallel input
                                                                    //
                                                   s1. s0.
 input
                                                                                // test parallel load
      Select inputs
                                                                                #10 I par = 4'hA;
                                  MSB in, LSB in,
                                                                    //
                                                                                #10 {s1. s0} = 2'b11:
      Serial inputs
                                  CLK, Clear
                                                   // Clock and Clear
                                                                                // test shift right
                                                                                #30 MSB in = 1'b0;
 always @ (posedge CLK, negedge Clear)
                                                   // V2001, 2005
                                                                                #30 \{s1, s0\} = 2'b01;
  if (~Clear) A par <= 4'b0000;
  else
                                                                                // test shift left
    case ({s1, s0})
                                                                                #80 LSB in = 1'b1;
     2'b00: A_par <= A_par;
                                                   // No change
                                                                                #80 \{s1, s0\} = 2'b10;
     2'b01: A par <= {MSB in, A par[3: 1]};
                                                   // Shift right
     2'b10: A par <= {A_par[2: 0], LSB_in};
                                                   // Shift left
                                                                                // test circulation of data
     2'b11: A par <= I par;
                                                   // Parallel load of
                                                                                #130 \{s1, s0\} = 2'b11;
      input
                                                                                #140 \{s1, s0\} = 2'b00;
    endcase
endmodule
                                                                                // test reset on the fly
module t_Shift_Register_4_beh ();
                                                                                #150 reset b = 1'b0;
 reg s1, s0,
                                                   // Select inputs
                                                                                #160 \text{ reset } b = 1'b1;
      MSB in, LSB in,
                                  // Serial inputs
                                                                                #160 \{s1, s0\} = 2'b11;
      clk, reset b:
                                                   // Clock and Clear
                                                   // Parallel input
 reg [3: 0]
                 I par;
                                                                               ioin
 wire [3: 0]
                 A_par;
                                                   // Register output
                                                                              endmodule
 Shift Register 4 beh M0 (A par, I par, s1, s0, MSB in, LSB in, clk,
      reset_b);
 initial #200 $finish;
 initial begin clk = 0; forever #5 clk = ~clk; end
```



6.6 HDL FOR REGISTERS AND COUNTERS - Ripple Counter

```
`timescale 1ns / 100 ps
                                                             initial
module Ripple Counter 4bit (A3,A2,A1,A0, Count,
                                                             begin
     Reset):
                                                              Count = 1'b0:
output A3, A2, A1, A0;
input Count, Reset;
                                                              Reset = 1'b1:
//Instantiate complementing flip-flop
                                                             #4 Reset = 1'b0:
Comp_D_flip_flop F0 (A0, Count, Reset);
                                                             end
Comp_D_flip_flop F1 (A1, A0, Reset);
                                                             initial
Comp_D_flip_flop F2 (A2, A1, Reset);
                                                             #200 $finish:
Comp_D_flip_flop F3 (A3, A2, Reset);
endmodule
//Complementing flip-flop with delay
                                                             endmodule
//Input to D flip-flop = Q'
module Comp D flip flop (Q, CLK, Reset);
                                                             0.0 \text{ ns}
                                                                              57.0 ns
                                                                                                                171.0 ns
                                                                                              114.0 ns
output Q:
input CLK, Reset;
                                                    Reset
reg Q;
always @ (negedge CLK, posedge Reset)
                                                    Count
if (Reset) Q <= 1'b0; else Q <= #2 ~Q;
// else젨Q <= #2 ~Q:젨젨?
                                                    A0
endmodule
                                                    A1
//Stimulus for testing ripple counter
                                                    A2
module testcounter;
                                                    A3
reg Count;
reg Reset;
wire A0,A1,A2,A3;
                                                                                        t = 88 \text{ ns}
                                                                                                             t = 168 \text{ ns}
//Instantiate ripple counter
                                                                                     (a) From 0 to 180 ns
Ripple Counter 4bit M0 (A3, A2, A1, A0, Count, Reset);
always
#5 Count = ~Count:
```



6.6 HDL FOR REGISTERS AND COUNTERS - Ripple Counter

