回 Name of the experiment! Design and Implementation of 4-bit Parcallel Binarry Adder.

中 Objective:

4) For designing half and full adder 1) for designing and implementing 4-bit parcallel binary addern using IC-74283.

(Recquirced Components and equipments:

- () IC 7408 (AND)
- (ii) IC 7432 (OR)
- (ii) IC-7486 (XOR)
- (iv) I(1-74283 (4-bit Dinarry adders)
- (V) AT-700 (Portable Aralog/Digital Laborzatory)

西 Experimental Setup!




Fig: Half adder cirrouit





Figure: Full adders Circuit.



Figurce: 4-bit Parcallel Adderc.

The Results (Trouth Table) and Discussions: of Half adderc!

, N	b	3 0	5
0	0	0	0
0	1	0	1
	0	0	1
	1	1	0

Equation:
$$6 = n \oplus y$$

The half adders is able to add two single binary digits and provide an output and a carriey value. One AND gate and One XOR gate is needed to create the circuit of half adders.

Full Adden:

N	ч	2	C	
0		0		5
0	0	0	0	Ü
	0	1	0	
0	1	0	0	1
0		1	7	0
1	O	0	O	1
	0	1	1	0
1	1	Q,	1	0
1	1	1	1	1

Equation: 5 = NDy DZ (= Z(NDy) + my

A till adder is a combinational circuit that forms the anithmatic sum of three imput bits It consists of three inputs and two outputs. Two of the input variables are denoted by n & y represent the two significant bits to be added. The third input & represents the carriag of the previous lowers significant position. The two outputs are designed by the symbols sand c. The binarry & gives the value of the least significant bit of the sum. The binary variable c gives the output carriey.

4-bit parallel adderc:

A	B	Cin	์ เรยm	0
0	0	0	0	0
0	0	l		0
0		0	1	0
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	1	1	0	1
-	0	0		0
	D	1	O	
		0	O	
1	1	1	1	

Equation:

A binary parcallel adder is a digital function that produces the artithmatic sum of two binary numbers in parcallel. It consists of full adders connected in cascade, with the output carry from one full adders connected to the input of next full adders.