## RISC-V "V" Vector Extension

Sharzy

December 10, 2021

### About

### Additional Architecture State

Overview

SEW and LMUL

Mask

Configuration Setting Instruction

#### Instructions

Load/Store Instruction

Arithmetic Instructions

Mask Instructions

Permutation Instructions

Exception

### Conclusion

## About "V" Extension

- ▶ A standard extension to the RISC-V ISA.
- Modern Cray-style vector ISA.
- ► Currently in version 1.0, frozen for public review.
- https://github.com/riscv/riscv-v-spec

#### About

### Additional Architecture State

Overview

SEW and LMUL

Mask

Configuration Setting Instruction

### Instructions

Load/Store Instruction

Arithmetic Instructions

Mask Instructions

Permutation Instructions

Exception


### Conclusion

## Vector Extension Additinoal State

32 vector register, each of length VLEN (design-time constant), vlenb = VLEN / 8 is stored in a CSR

Recall that elements of vector registers are usually distributed in lanes.

Same element in different registers lies in the same lane.



## Vector Extension Additional State Cont'd

- mstatus and vsstatus: CSR for hypervisor use
- vtype: XLEN-wide read-only CSR, providing the default type used to interpret contents of vector
  - vsew[2:0]: encoding SEW (Selected Element Width)
  - vlmul[2:0]: encoding LMUL (Length Multiplier)
  - vma, vta: Mask/Tail Agnostic
  - Other bits set to zero, reserved for future use
  - Can be only modified by vset{i}vl{i} instruction
  - vill: used to encode the return value of illegal vset{i}vl{i} instructions

### Vector Extension Additional State Cont'd

- v1: XLEN-wide CSR encoding the number of userful elements in a register, because we do not always want to operate on LUML \* VLEN/SEW elements.
- vstart: read-only CSR, storing the index where the trap was taken. Instruction ignores elements preceding vstart to ensures forward-progress.
- vxrm, vxsat: Fixed-point rounding mode and fixed-point accrued saturation flag

## SEW and LMUL


SEW = 8, 16, 32, 64, determined by on vsew[2:0] LMUL = 1, 2, 4, 8, 1/2, 1/4, 1/8, determined by vlmul[2:0]

▶ If LMUL  $\geq 1$ , adjacent LMUL vector registers forms a group, acts as if they are one register

Example of LUML=2, VLEN=8, SEW=64b:

v7	4	5	6	7	
v6	0	1	2	3	
(	) 6	54 1:	28 1	92 2	

► If LMUL < 1, only LMUL proportion of the vector register is used Example of LMUL=1/2, VLEN=4, SEW=32b:



## Mask

```
Many operation support masks:
```

```
; Vector register-register addition vadd.vv vd, vs1, vs2, vm
```

```
; Usage example vadd.vv v3, v1, v2, v0.t vadd.vv v3, v1, v2
```

vm is either v0.t (encoded by 0) or unspecified (encoded by 1). If set to v0.t, the bits in v0 is used as mask.

The mask of element i is stored at the i-th bit of the mask register. (regardless of SEW and LMUL)

In older versions of RVV spec, mask bit is aligned with SEW

# Tail Agnostic and Mask Agnostic

```
Element types for index x:
prestart(x) = (0 \le x < vstart)
body(x) = (vstart \le x < vl)
tail(x) = (vl \le x < max(VLMAX, VLEN/SEW))
mask(x) = unmasked || v0.mask[x]
active(x) = body(x) \&\& mask(x)
inactive(x) = body(x) && !mask(x)
Recall that vta and vma is part of vector type
    vma = 0 tail elements retains original values or overwritten
             with 1s after operation
    vma = 1 tail elements retains original values
    vta = 0 masked elements retains original values or
             overwritten with 1s after operation
    vta = 1 masked elements retains original values
```

## Configuration Setting Instruction

Instructions vset{i}vl{i} are used to set vector type and length.

### AVL: Application Vector Length

```
; rd = new vl, rs1 = AVL, vtypei = new vtype setting
vsetvli rd, rs1, vtypei
; rd = new vl, uimm = AVL, vtypei = new vtype setting
vsetivli rd, uimm, vtypei
; rd = new vl, rs1 = AVL, rs2 = new type value
vsetvl rd, rs1, rs2
```

vl is determined in a "smart" way:


rd	rs1	New vl	
-	!x0	min(x[rs1], VLMAX)	
!x0	x0	VLMAX	
_x0	x0	Keep existing vl	

No need to encode vlen in binary. Compile once, run everywhere (probably)

# Configuration Setting Instruction Cont'd

```
vtypei can be specified by some short notations in assembly
vsetvli t0, a0, e8, m2, ta, ma
; SEW = 8, LMUL = 2, tail agnostic, mask agnostic
vsetvli t0, a0, e32, mf2, ta, ma
; SEW = 32, LMUL = 1/2, ...
```

### Instruction encoding:



#### **About**

### Additional Architecture State

Overview

SEW and LMUL

Mask

Configuration Setting Instruction

#### Instructions

Load/Store Instruction

Arithmetic Instructions

Mask Instructions

Permutation Instructions

Exception

### Conclusion

## Load/Store Instruciton

### Three addressing modes:

Unit-stride
rd[i] = mem[x[rs1] + i \* SEW]

Strided
rd[i] = mem[x[rs1] + i \* x[rs2] \* SEW]

- Vector Indexed
  rd[i] = mem[x[rs1] + vs2[i] \* SEW]
  - Ordered/Unorderd
  - Signed/Unsigned offset

```
unordered element index (ordered) width 8

Vluxei8.V

Vle32.V

toad (store)

VSSe16.V

(strided) yield vector (unit stride)
```

Note that load/store instruction hard-encoded EEW (Effective Element Width) in instruction.

EMUL is calculated as EEW/SEW\*LMUL

# Stripmining Example

```
; void *memcpy(void *dest, const void *src, size_t n)
  ; a0=dest, a1=src, a2=n
memcpy:
   mv a3, a0
loop:
 vsetvli t0, a2, e8, m8 ; element width = 8bit
                       ; length multiplier = 8
 vle8.v v0, (a1) ; load bytes
   add a1, a1, t0 ; bump pointer
   sub a2, a2, t0 ; decrement count
 vse8.v v0, (a3) ; store bytes
   add a3, a3, t0 ; bump pointer
                      ; any more?
   bnex a2, loop
   ret
```

# Load/Store Segment Instruciton


```
"Segment" means contiguous fields in memory. For example
struct Color {
   uint_8 R;
    uint_8 G;
    uint_8 B;
};
Suppose we want to load an array of RGB to vector registers
; load R to v4, v5, load G to v6, v7, load B to v8, v9
vsetvli a1, t0, e8, m2, ta, ma
; set SEW=8, LMUL=2
vlseg3e8.v v4, (x5)
; Load byte at addresses x5 + 3 * i into (v4, v5)[i]
  and byte at addresses x5 + 3 * i + 1 into (v6, v7)[i]
 and byte at addresses x5 + 3 * i + 2 into (v8, v9)[i]
```

# Load/Store Segment Instruciton

### It also supports three addressing modes:

```
; <nf> number of fields
; <eew> effective element width
; nf * emul ≤ 8
vlseg<nf>e<eew>.v vd, (rs1), vm
vlsseg<nf>e<eew>.v vd, (rs1), rs2, vm
vluxseg<nf>ei<eew>.v vd, (rs1), rs2, vm
```

# Load/Store Instruction Encoding



## Fault-Only-First Loads

```
vle{8,16,32,64}ff.v vd, (rs1), vm
```

- Only take a trap caused by synchronous exception on element
   0.
- ▶ If element of index i > 0 raises an exception, trap is ignored and vl is set to i
- ▶ Register of index i > i may be spuriously updated.
- ► Useful for functions such as unaligned strlen
  You do no know exactly how many bytes you need. And fixed-length
  vector load may access data in inaccessible pages

# Memory Consistency Model

- Keep PC order on the local hart
- RVWMO at the instruction level
- Memory access is unordered except for ordered vector-indexed load/store.

# Overview of Vector Operations


A vector operation be like:

# vwaddu.wu

```
Destination type normal (), wide<sup>1</sup> (w), narrow (n), mask (m)
Operation name add, sub, xor, ...
Signed / Unsigned signed (), unsigned (u)
First operand type vector (v), wide vector (w), mask (m)
Second operand type vector (v), scaler register (s), fp register (f), immediate (i), unsigned immediate (u), mask (m)
```

 $<sup>^1</sup>$  "wide" means EEW  $= 2 \times$  SEW, while "narrow" means EEW = SEW/ $^2$ 

# Vector Operations Instruction Encoding



# Arithmetic Operations

Туре	Listing
Arithmetic Compare Bit Operation Composed Operation Register Merge Reduction Floating Point	add, sub, madc, sbc, max, min, mul, div, rem s{eq, ne, lt, le, gt} zext, sext, and, or, xor, sll, srl, sra macc, nmsac, madd, nmsub merge red{sum, max, min, and, or, xor} fcvt, fwcvt, fwncvt, fsqrt, frsqrt, frec

- Compare operations write result to a register with mask format.
- All operations support masks, merge interprets mask not the usual way
- Most integer instruction except Bit Operation have their f-versions (fadd, fmacc, fmerge, fredmin, ...).
- Because floating-point addition is not associative, redsum has both ordered and unordered f-version.

# Mask Operation

Functionality	Instruction
Logical Operation	and, nand, andn, xor, nxor, or, nor, orn, xnor
Count Population	срор
Find first	first
Mask first	s{b,i,o}f (set-{before,including,only}-first)
Prefix sum	<pre>iota (treat mask as 0-1 array)</pre>
Element Index	id

### Permutation

These are instruction that re-permute elements in a vector register (group)

A lot of inter-lane operation, difficult for hardware design.

## Exception

### Precise vector trap:

- Older instructions have committed their results
- No newer instructions altered architectural state
- Operations preceding vstart have committed their results
- Operations at or following vstart may altered architectural state, but can produce the correct state if the instruction is restarted.

Current standard extension does not have support for other type of exceptions.

#### About

#### Additional Architecture State

Overview

SEW and LMUL

Mask

Configuration Setting Instruction

#### Instructions

Load/Store Instruction

Arithmetic Instructions

Mask Instructions

Permutation Instructions

Exception

### Conclusion

### Conclusion

- ▶ RVV has a flexible design. Easy to write code that efficiently runs on hardware of different configurations.
- Comprehensive support for mixed precision and dynamic precision.
- ► A lot of inter-lane operations which make hardware design difficult.

```
\Thanks
\immediate\write18{wget questions}
\end{presentation}
```