

COMPUTER SCIENCE



Computer Organization and Architecture

ALU & Control unit

Lecture_05

Vijay Agarwal sir



An orange diamond-shaped sign with a black border, mounted on a white pole. The sign contains the text 'TOPICS TO BE COVERED' in black, bold, sans-serif capital letters.

**TOPICS
TO BE
COVERED**

A small red diamond-shaped marker with a white border, containing the white text 'o1'.

Control Unit

A small red diamond-shaped marker with a white border, containing the white text 'o2'.

CPU Time Calculation





Working
Micro operation & Program.

Control Unit

Hardwired Control Unit Design

- S.O.P (Sum of Product) Expression
- Logic function
- Fastest CU.



Dis Adv.

It is Not Flexible

Not Support New operation.

Control Unit




Control unit is the Supervisor in the System that control each & every activity.


- ❑ Control Signals are implement in a Control Unit.
- ❑ Control Signal are Required to execute the micro operation.
- ❑ Micro operation is the elementary operation in the hardware.
- ❑ Control unit generates the sequence of control Signal.
- ❑ Control Signal are Directly executed on a Base Hardware (H/W)

So H/W generate the desired Response.

Computer System Functionality is Program Execution.

Block Diagram of the Control Unit






Micro-operations & Control Signals




	Micro-operations	Active-control Signals
Fetch:	T_1 : MAR \Re (PC) (or) $PC \rightarrow MAR$	C_2
	T_2 : MBR \Re Memory $PC \Re (PC) + 1$	C_5, C_R
	T_3 : IR \Re (MBR)	C_4
Indirect:	T_1 : MAR \Re (IR(Address))	C_8
	T_2 : MBR \Re Memory	C_5, C_R
	T_3 : IR(Address) \Re (MBR (Address))	C_4
Interrupt:	T_1 : MBR \Re (PC)	C_1
	T_2 : MAR \Re Save-address $PC \Re$ Routine-address	
	T_3 : Memory \Re (MBR)	C_{12}, C_W

Data Paths & Control Signals



Functioning of Microprogrammed Control Unit



Pre Requirement of the CU Design is as follow

- 1) How many Control Lines are present in the Hardware [S0, S1, S2, S3...]
- 2) How many Instruction are implemented in the Hardware [I1, I2, I3....]
- 3) How many Micro operation are required for each Instruction [T1, T2, T3...]
- 4) What the control Signal Required for each micro operation for each Instruction.



Control Signals will be Implemented into the Control Unit by

using following Approach:

- 1) HARDWIRED CU Design
- 2) MICRO-PROGRAMMED CU Design



Consider the following hypothetical CPU which uses 3 data register A, B & C and supports 3 instruction I_1 , I_2 & I_3 . Obtain the logic function that will generate the hardwired control for the signal Ain & Bout with the following data.

	I_1	I_2	I_3
T_1	Ain, Bout	Ain, Cin, Bout	Bin, Bout
T_2	Bin, Cin, Aout	Ain, Aout	Ain, Bin, Cout
T_3	Bin, Bout	Bin, Bout	Bin, Bout
T_4	Cin, Aout	Bin, Aout	Ain, Aout
T_5	End	End	End

- Step 1 :** Search where the control signals Ain & Bout are present.
- Step 2 :** Options are in I.T format or T.I format.
- Step 3 :** For any particular time interval. Is the control signal presents for all the instructions?

Step 1 : Search where the control signals Ain & Bout are present.

Step 2 : Options are in I.T format or T.I format.

Step 3 : For any particular time interval. Is the control signal presents for all the instructions?

$$\underline{Ain} = T_1 I_1 + (T_1 + T_2) I_2 + (T_2 + T_4) I_3$$

$$\underline{Bout} = T_1 + T_3$$

↓

Bout is present for all instruction during T_1 & T_3



A hardwired CPU use 10 control signals S1 to S10 in various time steps T1 to T5 implement 4 instructions I1 to I4 as shown below.



	T1	T2	T3	T4	T5
I1	S1, S3, S5	S2, S4, S6	S1, S7	S10	S3, S8
I2	S1, S3, S5	S8, S9, S10	S5, S6, S7	S6	S10
I3	S1, S3, S5	S7, S8, S10	S2, S6, S9	S10	S1, S3
I4	S1, S3, S5	S2, S6, S7	S5, S10	S6, S9	S10

Which of the following pairs of expressions represent the circuit for generating control signals S5 and S10 respectively $[(IJ + Ik) T_n]$ indicates that the control signal should be generated in time step T_n if the instruction being executed is $[IJ \text{ to } IK]$?

(a) $S5 = T1 + I2.T3$ and $S10 = (I1 + I3).T4 + (I2 + I4).T5$

(b) $S5 = T1 + (I2 + I4).T3$ and $S10 = (I1 + I3).T4 + (I2 + I4).T5$

(c) $S5 = T1 + (I2 + I4).T3$ and $S10 = (I2 + I3 + I4).T2 + (I1 + I3).T4 + (I2 + I4).T5$

☒ (d) $S5 = T1 + (I2 + I4).T3$ and $S10 = (I2 + I3).T2 + I4.T3 + (I1 + I3).T4 + (I2 + I4).T5$



A CPU has only three instructions I1, I2 and I3, which use the following signals in time steps T1—T5:



I1: T1 : Ain, Bout, Cin

T2 : PCout, Bin

T3 : Zout, Ain

T4 : PCin, Bout

T5 : End

I2: T1 : Cin, Bout, Din

T2 : Aout, Bin

T3 : Zout, Ain

T4 : Bin, Cout

T5 : End

I3: T1: Din, Aout

T2 : Ain, Bout

T3 : Zout, Ain

T4 : Dout, Ain

T5 : : End


Which of the following logic functions will generate the hardwired control for the signal A_{in} ?
[GATE CSE 2004]



- (a) $T_1 \cdot I_1 + T_2 \cdot I_3 + T_4 \cdot I_3 + T_3$
- (b) $(T_1 + T_2 + T_3) \cdot I_3 + T_1 \cdot I_1$
- (c) $(T_1 + T_2) \cdot I_1 + (T_2 + T_4) \cdot I_3 + T_3$
- (d) $(T_1 + T_2) \cdot I_2 + (T_1 + T_3) \cdot I_1 + T_3$

Micro Programmed CU Design

MICRO-PROGRAMMED CU DESIGN



Control Unit

① Hardwired
CU Design

- S.O.P expression
- Logic function
- Fastest (RISC)
- Not Flexible

② Microprogrammed
CU Design

[uprog stored in CM (Control Memory)]

Decoded
Format
[Horizontal uprog]
 $4CS \Rightarrow 4bit$
 $4bit = 4CS$

Encoded
Format
[Vertical uprog]
 $4CS \Rightarrow \log_2 4 = 2bit$
 $4bit \Rightarrow 2^4 = 16CS$

MICRO-PROGRAMED CU DESIGN



Micro Instⁿ Format / Control word



④
4BC
Z
NZ
C
NC
4BC

\Downarrow
 $(\log_2 \#BC) \text{ bits}$

\downarrow
 $\log_2 4$

\downarrow
2 bit

\downarrow
 $(\log_2 \#Flag)$
④ 8 Flag


\downarrow
 $(\log_2 8)$ 3 bit

\downarrow
 $(\log_2 \text{Control Memory})$ eg CM: 1MB


$(\log_2 1MB) = (\log_2 2^{20})$


\downarrow
20 bit

MICRO INSTRUCTION FORMAT



Control Signal





Based on the way of Representing, μInst^n is divided into 2 Type

- ① Horizontal μInst^n (Decoded format)
- ② Vertical μInst^n (Encoded format)


I Horizontal upprogramming.

① # Control signal in the Hardware : $S_0 S_1 S_2 S_3$

$\left[\begin{array}{c} 4CS \\ \downarrow \\ 4bit \end{array} \right]$

② Decoded format of C.S :

0: Disable
1: Enable




③ Design a Horizontal nInstⁿ for C.S = $[S_0, S_2]$



S_3 S_2 S_1 S_0
 0 1 0 1

④ Operational State



Horizontal
[Decoded Format]

1 bit \Rightarrow 1 CS
4 bit \Rightarrow 4 CS
4 CS \Rightarrow 4 bit

Vertical
[Encoded Format]

$$n \text{ bit} = 2^n \text{ CS}$$

$$N \text{ CS} \Rightarrow \log_2 N \text{ bit}$$

(eg)

$$4 \text{ CS} \Rightarrow \log_2 4 = \underline{2 \text{ bit}}$$

Vertical upprogramming:


① # Control Signal in H/w: $[S_0 S_1 S_2 S_3]$

② Encoded format of CS: $\lceil \log_2 4 \rceil = 2\text{bit}$

$4CS \Rightarrow \log_2 4 = 2\text{bit}$


Control Field = 2bit

<u>00</u>	- S_0
<u>01</u>	- S_1
<u>10</u>	- S_2
<u>11</u>	- S_3




(In vertical External Decoder is Required)

③ Design a Vertical u Instⁿ for CS = [S₀, S₂]



④ Operational State



FC: Function
 ↓ Code

generated by the Control Unit to give signal to CPU to perform operation



Horizontal Programming

① In this CS are expressed in Decoded format

$$\textcircled{2} \quad n \text{ bit} \Rightarrow n \text{ CS}$$

$$N \text{ CS} \Rightarrow N \text{ bit}$$

$$\textcircled{e} \quad 200 \text{ CS} \Rightarrow 200 \text{ bits}$$

③ Longer Control Word

④ No External Decoder is Required to generate the CS

Vertical Programming

① In this CS are expressed into Encoded format.

$$\textcircled{2} \quad n \text{ bit} \Rightarrow 2^n \text{ CS}$$

$$N \text{ CS} \Rightarrow \log_2 N \text{ bit}$$

$$\textcircled{e} \quad \text{for } \underline{200 \text{ CS}} \Rightarrow 8 \text{ bit}$$

③ Shorter Control Word

④ External Decoder is Required to generate the CS.

⑤ It is Flexible Compared
to Hardwired CU.

⑥ It Support High Degree
of Parallelism
(None / More than
One)

(Note) Default Microprogrammed is Vertical uprogrammed CU
[Used in CISC].

⑤ It is More flexible Compared
to Horizontal uprog.

⑥ It Support Low Degree of
Parallelism. (None / One)

V.V.V. Imp.

SPEED: Hardwired > Horizontal > Vertical.

Time Consume: Vertical > Horizontal > Hardwired.

Flexibility: Vertical > Horizontal > Hardwired.



Arrange the following configuration for CPU in decreasing order of operating speeds: Hardwired control, vertical micro-programming, horizontal micro-programming.



- (a) Hardwired control, vertical micro programming, horizontal micro programming.
- ☒ (b) Hardwired control, horizontal micro programming, vertical microprogramming
- (c) Horizontal micro programming, vertical micro programming. Hardwired control
- (d) Vertical micro programming, horizontal micro programming, hardwired control



Horizontal microprogramming.

- (a) does not require use of signal decoders
- (b) Results in larger sized microinstructions than vertical microprogramming
- (c) use one bit each control signal
- ✓ (d) All of the above



GATE
2-Marks



An instruction set of a processor has 125 signals which can be divided into 5 groups of mutually exclusive signals as follows:

Group 1 : 20 signals. Group 2 : 70 signals, Groups 3 : 2 signals.
Groups 4 : 10 signals, Groups 5 : 23 signals.

How many bits of the control words can be saved by using vertical microprogramming over horizontal microprogramming?

	<u>Horizontal</u>	<u>Vertical</u>	
(a) 0	$G_1: 20CS \rightarrow 20$	5	
✓ (b) 103	$G_2: 70CS \rightarrow 70$	7	
(c) 22	$G_3: 2CS \rightarrow 2$	1	
(d) 55	$G_4: 10CS \rightarrow 10$	4	
	$G_5: 23CS \rightarrow 23$	5	
	<u>125</u>	<u>22</u>	

#bit = 125 - 22
Saved = 103 Ans



Consider a Hypothetical CU it has 1024 control words memory. Is support 48 control signals & 16 Flags. What is the size of the control words in bits & control memory in byte using

- (i) Horizontal Programming?
- (ii) Vertical Programming?

$$\text{Control Memory} = 1024 \text{ CW} \Rightarrow \text{CM} = 2^{10} \text{ CW} \Rightarrow \text{AF/NIA/CAR} = 10 \text{ bit}$$


$$\text{Control Signal} = 48 \text{ CS}$$

$$\text{Flag} = 16 = 2^4 \text{ or } \log_2 16$$

$$\boxed{\text{Flag} = 4 \text{ bit}}$$

Horizontal reprogramming

$$48 \text{ Control Signal} = 48 \text{ bits}$$



Vertical reprogramming

$$48 \text{ CS} = \log_2 48 = 6 \text{ bit}$$





Consider a Hypothetical CU it has 1024 control words memory. Is support 48 control signals & 16 Flags. What is the size of the control words in bits & control memory in byte using

- (i) Horizontal Programming?
- (ii) Vertical Programming?

Horizontal u prog:

Flag	CF	AF
4 bit	48 bit	10 bit

$$\text{Control Word} = 4 + 48 + 10 = 62 \text{ bits} \quad \underline{\text{Ans}}$$

$$\begin{aligned} \text{Control Memory} &= 1024 \text{ CW} \Rightarrow 1024 \times 62 \text{ bit} \\ &\Rightarrow \frac{1024 \times 62}{8} \text{ Byte} \approx \underline{\underline{8 \text{ kB}}} \quad \underline{\text{Ans}} \end{aligned}$$

Vertical u prog:

Flag	CF	AF
4 bit	6 bit	10 bit

$$\text{Control Word} = 4 + 6 + 10 = 20 \text{ bit}$$

$$\begin{aligned} \text{Control Memory} &= 1024 \text{ CW} \Rightarrow 1024 \times 20 \text{ bits} \\ &\Rightarrow \frac{1024 \times 20}{8} \text{ Byte} \approx \underline{\underline{3 \text{ kB}}} \quad \underline{\text{Ans}} \end{aligned}$$

Q.5



Control field of a micro Instruction support 2 groups of control signal in which Group 1 Indicate None/One of 400 control signal & Group 2 (Horizontal) Indicate 6 signals. Hardware contain 16 Flags & 32 Branch condition.

If CAR Register size is 20 bit then what is CDR in bits & control memory in bits?

$\log_2 32$


or 2^n

32 Branch Condition \Rightarrow (5bit)

16 Flag = (4bit)

CAR = 20bit

\leftarrow CW | CDR | μ Inst n \rightarrow



$$\text{Control Word [CDR] Size} = 5 + 4 + 15 + 20$$

$$\text{CDR} = 44 \text{ bit}$$

$$\text{CAR}_{AF} = 20$$

$$\text{Control memory} = 2^{20} \text{ CW}$$

$$= 2^{20} \times 44 \text{ bits} \quad \underline{\underline{\text{Ans}}}$$

$$= 44 \text{ Mbits} \quad \underline{\text{Ans}}$$



GATE



Consider a CPU where all the instructions require 7 clock cycles to complete execution. There are 140 instructions in the instruction set. It is found that 125 control signals are needed to be generated by the control unit. While designing the horizontal micro-programming control unit, single address field format is used for branch control logic. What is the minimum size of the control word and control address register?

- (a) 125, 7
- (b) 125, 10
- (c) 135, 7
- ✓ (d) 135, 10

Total # Instruction = 140.

[GATE IT 2008]

#Cycle / Instⁿ = 7 Cycle.

Total # operation / n Instⁿ = $140 \times 7 = 980$ n Instⁿ / CW.


Control Memory = 980 CW.

Ans (D)

$$\text{Control Memory} = \underline{980 \text{ CW}} = 2^{10} \text{ CW}$$

$$\text{AF/CAR} = 10 \text{ bit}$$

$$\underline{\text{Horizontal u prog:}} \quad 125 \text{ CS} \Rightarrow 125 \text{ bits}$$



$$\begin{aligned} \text{Control Word} &= 125 + 10 \\ &= \boxed{135 \text{ bit}} \text{ Ans} \end{aligned} \quad \& \text{ CAR} = 10 \text{ bit}$$

$$\begin{aligned} \text{Control Memory} &= 980 \times \text{CW} \\ &\Rightarrow 980 \times 135 \text{ bits} \end{aligned}$$



A Hypothetical processor contain word length of 12 bits. It support 1 word opcode. Each Instruction takes 8 cycles to compete the execution. Processor contain 256 control signal & 16 flags. Processor used Horizontal Control Unit. 64 Branch is used then what is the size of CAR & CDR in bits of control memory?

Word length

$$1 \text{ Word} = 12 \text{ bit}$$

$$\text{OPCODE} = 1 \text{ Word} \\ = 12 \text{ bit}$$

$$\text{Total \# Instruction} = 2^{12} \text{ Inst}^n$$

$$\text{Each Instruction takes} = 8 \text{ Cycle}$$

$$\text{Total \# uoper}^n / \text{uInst}^n = 2^{12} \times 8 = 2^{15} \text{ uInst}^n / \text{uoper}^n / \text{CW} \\ = 2^{15} \text{ CW}$$

$$\text{Control Memory} = 2^{15} \text{ CW}$$

$$\text{C.A.R (AF)} = 15 \text{ bit} \quad \underline{\text{Ans}}$$

$$16 \text{ Flag} \Rightarrow \text{Flag} = 4 \text{ bit}$$

$$64 \text{ BC} \Rightarrow \text{BC} = 6 \text{ bit}$$

Horizontal = 256cs \Rightarrow 256bits



Control Word (CDR) Size = $6 + 4 + 256 + 15$
 $= 281 \text{ bits}$ Ans

Control Memory = 2^{15} CW
 $= 2^{15} \times 281 \text{ bits}$ Ans

<u>RISC</u> Reduced Instruction set computer	<u>CISC</u> Complex Instruction set computer
1. <u>It support less number of addressing Mode (AM)</u>	1. <u>It support more number of AM.</u>
2. <u>It support smaller Instruction set</u>	2. <u>It support larger Instruction set.</u>
3. <u>It support more number of Register</u>	3. <u>It support less number of Register</u>
4. <u>It support fixed length Instruction</u>	4. <u>It support variable length Instruction</u>
5. It support 1 Instruction per cycle (CPI=1) (<u>Cycle per Instruction =1</u>) CPI = 1	5. ^{Nbt} It support number 1 Instruction Per cycle (CPI ≠ 1)
6. <u>It support pipeline successfully</u>	6. <u>It support unsuccessful Pipeline</u>
7. <u>It is the expensive processor used in Real Time application</u>	7. <u>It is the low expensive processor</u>
8. It is a super computer	8. General Purpose computer
9. <u>It uses hardwired control unit. (Motorola processor, power processor, ARM processor)</u>	9. <u>It uses microprogrammed (vertical) control unit (Pentium processor)</u>



**THANK
YOU!**

