

COMPUTER SCIENCE



Computer Organization and Architecture

ALU & Control unit

Lecture_02

Vijay Agarwal sir



An orange diamond-shaped sign with a black border, mounted on a white pole. The sign contains the text 'TOPICS TO BE COVERED' in black, bold, sans-serif capital letters.

TOPICS
TO BE
COVERED

A red diamond-shaped sign with a white border, mounted on the same pole as the orange sign. It contains the text '01' in white, bold, sans-serif font.

01

Micro Operation



✓ Introduction of COA

✓ Mic Instr & AM

✓ Floating Point Representation.

Micro operation, Micro program
DATA Path & Control Unit

Micro operation

Instruction Cycle


Subcycle

↳ ① Fetch cycle

↳ ② Execute Cycle

Decode Execute

Fetch cycle : To Fetch the Instrⁿ from Mem to CPU (IR)



PC → MAR

MAR → Memory

Memory → MBR


MBR → IR

Structure of Computer



Component of the Computer

- ① Memory
- ② CPU
- ③ I/O




Structure of Computer



CPU ORG.

- ① Register
- ② ALU
- ③ Control Unit

PC (in) (out)
MAR
MBR
IR
AC
TR
SP
PSW (Flag Reg)
GPR



AR / MAR (Memory Address Register) : Connected to
Address line of
the System Bus


DR / MDR (Memory Data Register) : Connected to the
Data line of
the System Bus

$$R_0 \rightarrow R_1$$

$$R_{out} \quad R_{in}$$

CPU ORG.

- ① Register
- ② ALU
- ③ Control Unit



→ System BUS

Component of Computer



1. CPU , 2. Memory & 3. IO

Memory

Register

ALU

Timing Signals, Control signals

Flags(PSW)

Component of Computer



1. CPU , 2. Memory & 3. IO

✓ Memory ✓

✓ Register ✓

✓ ALU ✓


✓ Timing Signals, Control signals ✓

✓ Flags(PSW) ✓

Why Common Bus ?

Register: (Flip Flop) is collection of bit / Sequence of bits, ^{each bit} stored in Flip Flop.

General & Special
Purpose
Register




LD: Load

INC: Increment (Binary Counter)

CLR: clear.

ALU : ^{Perform} Hardware.
(Arithmetic & Logical operations, Condition Checking etc)
↳ Perform multiple type operation.



Control Unit

Timing Signal & Control Signal

Timing Signal:

To Execute the Instruction in Proper Sequence.

- (a) (i) Fetch
(ii) Decode
(iii) Execute

In Fetch

$T_1: PC \rightarrow MAR$

$T_2: M[MAR] \rightarrow MBR$

$T_3: MBR \rightarrow IR$

Control Signal: How & WHAT to do

Learn & every thing coordinate.

eg.

Non Technical example.

III Exam Writing

II Admit Card

I Enrollment (Registration)

IV Result.

T_1 : Enrollment (Registration)

T_2 : Admit Card

T_3 : Exam Writing

T_4 : Result.

Q If we have 1G Register, 1 Memory, 1 ALU, 1 PSW

4 other component

Total 20 (Parts) Component


→ $20C_2 \approx$ More than

So the solution Instead of using
180+ Connection, Connect all Component

to a Common BUS (Internal BUS)

But Only 2 Parts are Communicate at a time for that
(Which Parts Communicate) Control Signals are Required

Q 4 (Parts) Component



$$4C_2 = 6$$

then 6 Connection

180+ Connection

Working of Register

⑧ 4 Register A, B, C, D.

Each Register of 4 bit.

V.V.V. Imp

The Number (#) Multiplex = Number of bits in the Register.

Size of Multiplex = Number of Register.

⑨ Here we have 4 Register & each Register is of 4 bits

#Mux = 4 (#bits in the Register)

Size of Mux = 4 (#Register) 4x1 Mux

⑧ If we have m Register, each of Register Size n bits then Number of MUX & Size of MUX ?

Soln

Number of Multiplex(MUX) = n (# of bits in the Register)

Size of MUX = M bit ($\#$ Registers).
 $m \times 1$

Q) If we have 32 Register & each Register Size is 8bit then

(i) What is Number of MUX = 8 (#bits in Register)

(ii) Size of MUX = 32×1 (#Registers)

Working of Register

⑧ 4 Register A, B, C, D.

each Register of 4 bit.

V.V.V. Imp

The Number (#) Multiplex = Number of bits in the Register.

Size of Multiplex = Number of Register.

⑨ Here we have 4 Register & each Register is of 4 bits


#Mux = 4 (#bits in the Register)

Size of Mux = 4 (#Register) 4x1 Mux

Bus System for four registers

4 multiplexers
2 select line
 S_1
 S_0
 S_0 & S_1
are Required

S_1	S_0	
0	0	A ($A_3 A_2 A_1 A_0$)
0	1	B ($B_3 B_2 B_1 B_0$)
1	0	C
1	1	D



$R_A \rightarrow R_B$

	S_1	S_0	
$(A_3 A_2 A_1 A_0)$	0	0	; A 00 means input '0' will be select across all mux.
$(B_3 B_2 B_1 B_0)$	0	1	; B 01 means input '1' will be select from all mux.
$(C_3 C_2 C_1 C_0)$	1	0	; C 10 means input '2' will be select from all mux.
$(D_3 D_2 D_1 D_0)$	1	1	; D 11 means input '3' will be select from all mux.

Function Table for Bus of Fig.

<u>S₁</u>	<u>S₀</u>	Register selected	
0	0	A	(A ₃ A ₂ A ₁ A ₀)
0	1	B	(B ₃ B ₂ B ₁ B ₀)
1	0	C	(C ₃ C ₂ C ₁ C ₀)
1	1	D	(D ₃ D ₂ D ₁ D ₀)

How Data is Transferred ?

Task:

Register A to Register B

$R_A \rightarrow R_B$

TL: R_{Aout} R_{Bin}

$(R_A) \rightarrow R_B$


Process: Register A Content given to MUX then

MUX to Common BUS then

Common BUS to Load into Register B.

Step 1


Bus System for four registers



S1 S0
0 0 A



Bus System for four registers



Step 2

S1 S0

0 1 (B)

LOAD
of RB

S0 S1
0 0 => A

0 1 => B

RA -> RB

	<u>S₁</u>	<u>S₀</u>	
(A ₃ A ₂ A ₁ A ₀)	0	0	; 00 means input '0' will be select across all mux.
(B ₃ B ₂ B ₁ B ₀)	0	1	; 01 means input '1' will be select from all mux.
(C ₃ C ₂ C ₁ C ₀)	1	0	; 10 means input '2' will be select from all mux.
(D ₃ D ₂ D ₁ D ₀)	1	1	; 11 means input '3' will be select from all mux.

Design a Small Computer




12 bit Address Line
16 bit Data Line

memory

$$4096 \times 16 \Rightarrow 2^{12} \times 16$$


A.R = 12 bit
D.R = 16 bit

16 bit Word Load from
the Memory.



Basic computer registers and memory

↑ IP from Key Board
Input Register (8 bit)
Output Register (8 bit)
↳ Display & output
Connected to Key Board



Address Reg (AR) Connected to
Address Line of the System
BUS.

MBR (DR) Connected to
Data line of the System
BUS.


Working

Total 7 Unit Connected
to a BUS So

3 Select are Required

S₂ S₁ S₀

1 1 1 → 7 (Memory)



Basic computer registers connected to a common bus

(Read CS) PW

Load from Memory
Memory

'7'

S₂ S₁ S₀ (7)
1 1 1 ⇒ Memory

memory have n location so
which Memory Address
Content (Data) Load into BUS

is given by AR (Address Reg.)
(MAR)

1 1 1 → Memory (7)
0 1 0 → PC (2)
1 0 1 → IR (5)

PC \rightarrow MAR (AR)

010 \Rightarrow 2 (PC), PC will be Enable then Content of PC is Put into Common BUS

& AR Register (Load(In) is Set to 1 (Active) so

AR get the Memory Address

Memory

PC

IR

} But in what Sequence (timing) Which operation performed, Done (taken) by Timing Signal.

Fetch cycle: Instrⁿ is Fetch from Memory to CPU (IR)

PC \rightarrow M(MAR)

MAR \rightarrow Memory

Memory \rightarrow MBR

MBR \rightarrow IR

T₁: PC \rightarrow MAR

T₂: M(MAR) \rightarrow MBR

T₃: MBR \rightarrow IR

Instruction Cycle



(1) Fetch Cycle: Instruction Fetch.

Hardware Design(H/W Design)

AL: Address Line


DL: Data Line

CL: Control Line

$T_1: PC \rightarrow MAR$

$T_2: M[MAR] \rightarrow MBR$

$T_3: MBR \rightarrow IR$





T₀: PC → MAR

T₁: x

T₂: y

AR — (LD) Active.



Example of control timing signals.

3bit Sequence
Counter


Total 8 (T_0 to T_7)
Timing Signal

②


(T_1 to T_8)



opcode
12 bit Address
3 bit opcode
1 bit fixed
for ALU



Control unit of basic computer



Flow chart for instruction cycle (initial configuration)



**THANK
YOU!**

