COMPUTER SCIENCE Computer Organization and Architecture Cache Memory Lecture_03 Vijay Agarwal sir





Memory Access

Cache Memory



Memory Hierarchery

Cache Mamon

Simultoneous Access

La Mierarchical Access

Locality of Reference

(i) Temporaral LOR

(11) Spatial LOR

Type of Cache Numerical.

LOR [Locality of Reference]



- Access the higher level of memory Data from level 1 Memory is called L.O.R,.
 - (1) Temporal LOR
 - (2) Spatial LOR.
- Temporal LOR: means the same word in the same block is reference by the CPU in near future (Frequently)[Eg: LRU]

Or

Same data which access again and again then that type of data stored in Temporal LOR.

LOR [Locality of Reference]



(2) Spatial LOR means adjacent word in the same block is referenced by the CPU in a sequence.



L.O.R

Medical Store

11

lope Medicine

and for 1 time U go madical store

9 pc Medicine is Near by you at ur Home.

42

29

THE NOW: 71 GATE QUESTION

30 -> Cache

10 - Disk & DMA

111+GATE PYQ inclass.


1. Simultaneous Access Memory Org.

is in team of Tayg = htc + (1-h)[tm]

Memory


then Tayg

T





Simultaneous Access Memory Org.





2. Hierarchical Access Memory Org.

$$htc + (1-h)tm + te-bte$$

 $tc+(1-h)tm$

-) Keet ton the - htm-

2. Hierarchical Access Memory Org.

hiti + M1 h2 (t2+t1) + M1 M2 (t3+t2+t1)

mi: miss Ratio of Level i.

HitRatio
$$\pm 1 = h_1$$

Miss Ratio(m_1) ± 1

CPU

L1

L2

L3

H1

H2

H2

last-level trit Ratio

Mi: Miss Ratio of Levels

m2: Miss Ratio (1-h2)
ob level 2

2. Hierarchical Access Memory Org.



Remberber 5.51x10 1 Just n ET = 5.51 viec


In LSac -> # Ingt w

5.51×10 gec 12m1~

1 sec - 1 x109 Tratile

= 18/4 MDPS

It Locality of Reference is Considered.



It Locality of Reference is Considered. 1) Block Size I Word Block) & Block Size More than I word (Assume nwoods) Cose I: If Block Size is I Word TB: Block Transfel time GRETT: If Block Size is nowords from 62 Memory to 1, Memory TB = NX T2

Gos 2 Level

Tay9 = hiti +
$$(1-h_1)$$
 hz $(tz+t_1)$


Tang =
$$t_1 + (1-h) t_2$$

Locality of Reference.

The for 3 Level

Tay9 =
$$h_1t_1 + (1-h_1)h_2(t_2+t_1) + (1-h_1)(1-h_2)(t_3+t_2+t_1)$$

Tay9 = $h_1t_1 + (1-h_1)h_2(t_2+t_1) + (1-h_1)(1-h_2)$





In a 3 level memory, level 1 memory Access time is T1, level 2 memory Access time is T2(TB1) and level 3 memory Access time is T3(TB2). Hit ratio of level 1 is h1 and Hit ratio of level 2 is h2. What is the average Access time Using Hierarchical Access?

- (i) If there is a hit in level1(h1=100%). hi=
- (ii) If there is a miss in level 1 & hit in level 2 (h2=100%) $h_2=14(h)=0$
- (iii) If there is a miss in level1 and Level 2 & hit in level3.

Locality of Refluences

Hit + Miss = L

80.1. Hit that means 20.1. Miss.



(1-H)=0

first Block togrebeled Ang from Lzto Li (TBI)
then Respective (Requested)
Word given Litocpu (TI)

In a 2 level memory, level 1 memory Access time is 30ns and level 2 memory Access time is 250ns/word. Hit ratio of level 1 is 90%. If there is a miss in level1 then 4word block must be transferred(moved) from level 2 into level 1 and then addressed word is given to CPU. What is the average Access time?





$$h=90.1$$
 $T_1=30$ $P=30$ $P=3$

$$\frac{(30 + 103 - 130 \text{ Mg})}{30 + (1 - 0.9) + (30 + 100)} = \frac{(30 + 100)}{30 + (30 + 100)} = \frac{(30$$





Assume that for a certain processor, a read request takes 50 nanoseconds on a cache miss and 5 nanoseconds on a cache hit. Suppose while running a program, it was observed that 80% of the processor's read requests result in a cache hit. The average read access time in nanoseconds is ______. [GATE - 2015]

Tang =
$$0.80 \times 5 + (1 - 0.80) = 0.80 \times 5 + (1 - 0.80)$$

NAT



Assume that for a certain processor, a read request takes 50 nanoseconds on a cache miss and 5 nanoseconds on a cache hit. Suppose while running a program, it was observed that 80% of the processor's read requests result in a cache hit. The average read access time in nanoseconds is 14yge

(i) What is Data Transfer rate (performance) of this memory system (in words/sec)?

(ii) What is Bandwidth required of this memory system if word size is 8bit?

72 Millions Word Sec. Word Size = 8 bit

(ii) Bandwidth = 72 x106 x 8bit | Sec ... = 576 Mbits/sec => 72 x106 Byte | sec

772 MBps @71.43 MBps.

Q.a

A cache memory that has a hit rate of 0.8 has an access latency 10 ns and miss penalty 100 ns. An optimization is done on the cache to reduce the miss rate. However, the optimization results in an increase of cache access latency to 15 ns, whereas the miss penalty is not affected. The minimum hit rate (rounded off to two decimal places) needed after the optimization such that it should not increase the average memory access time is _____.

Carche Access time (tc) = 100 rgec
Miss Penalty (MM Accestive) (mp)
Tay =
$$tc + (1-h)$$
 (mp)
= $10+(1-0.8)$ $100 = 10 + 0.2(100)$

[GATE 2022: NAT]

Tay =
$$h + tc + (1-h)(tm + tc)$$

= $08 \times 10 + (1-08)(100 + 10)$
= $8 + 0.2(110)$
= $8 + 22$
Tay = 30×90

Optimization: =) Toug & Miss Not Affected (Remain Same) nnew = ! (tonew = 15 ngec) (MP) Miss Renalty Not affected ie M.P/tm = 100 ngec.

augnew = 30 mgac

$$30 = 15 + (1 - h) 100$$

 $30 = 15 + 100 - 100h$





A direct mapped cache memory of 1 MB has a block size of 256 bytes. The cache has an access time of 3 ns and a hit rate of 94%. During a cache miss, it takes 20 ns to bring the first word of a block from the main memory, while each subsequent word takes 5 ns. The word size is 64 bits. The average memory access time in ns (round off to 1 decimal place) is 13.5 [GATE-2020]

mm to Cause


$$\frac{1}{209} = 0.94 \times 3 + (1 - 0.94) \left[3 + 20 + 31 \left(5 \right) \right] \\
= 2.82 + 0.06 \left[3 + 20 + 155 \right] \\
= 2.82 + 0.06 \left[178 \right] \\
= 13.5 \text{ NSEC Anse}$$

Cache Miss _ 20 ngec Subsequenthung = 5 ngec.

(Max transfer Rote)

Bandwidth = 10 MByte sec.

In 1 Sec = 10×106 Byte Per Second







A certain processor deploys a single-level cache. The cache block size is 8 words and the word size is 4 bytes. The memory system uses a 60-MHz clock. To service a cache miss, the memory controller first takes 1 cycle to accept the starting address of the block, it then takes 3 cycles to fetch all the eight words of the block, and inally transmits the words of the requested block at the rate of 1 word per cycle. The maximum bandwidth for the memory requested block at the rate of 1 word per cycle. The maximum bandwidth for the memory system when the program running on the processor issues a series of read operations is 160×10^6 bytes/sec. [GATE-2019-CS: 2M]

Ame (160)

CacheBlack Size = 8 Words

L Word Size = URyte

Cache Block Size = 8 Woods => 8×4Byk

Block Size = 32 Byte.

Total Time Taken to Transfer Block Clock Frequency = 60MHz

= (Accept) (Complete) = LCycle + 3 Cycle Tograffel 30 8 Word
Twood Cycle 8 Cycle

+ 8Cycle

Cycletime = 1 Bec.

12 cycle - 32 Byte

12 x 1 500 - 32 Byte

In I sec - 32 Byte

12 X 1


60X10

32 Byte = 32B X60 X 10 Byte sec

= 160×106Byk/gec Ang

NAT(5)

A file system uses an in-memory cache to cache disk blocks. The miss rate of the cache is shown in the figure. The latency to read a block from the cache is 1 ms and to read a block from the disk is 10 ms. Assume that the cost of checking whether a block exists in the cache is negligible. Available cache sizes are in multiples of 10 MB.



The smallest cache size required to ensure an average read latency of less than 6 ms [GATE-2016(Set2)-CS: 2M] Cache Across time [tc] = 1 mgec Main Memory Access time(tm) = 10 msec. HitPak = 0.2. When Guhe Size LOMB them Miss Rate 801. [0.8] Toyg = $h \times tc + (1-h) (tm+tc) = 0.2 + 0.8(11)$ = $0.2 \times 1 + 0.8(10+1)$. = 0.2 + 8.8 = (9)

Tayg = h+te + (1-h) (tm+te) = 0.4×1 + 0.6 [10+1] = 0.4+6.6

Tang = 7 Msec When Carche Size is 20 ms.

Ger III: Guesize = 30 mR then Miss = 401. $\frac{\text{Hi}+0.6}{\text{I+10}}$ $\frac{\text{Tay}}{\text{Tay}} = \text{htc} + (1-h)(\text{tm} + \text{tc}) = 0.6 \times 1 + 0.4(11) = 0.6 + 4.4 = 5 \text{msec}$

Tays = 5 msec When Cauche Size is 30 mg. Lest

Case IV: Cashe Size = 40 MB then Miss Rate 35.1. Hit = 0.65

lang = 0.65 x L + 0.25 (11)

Tays = 4.5 mgec When Cache is 40 mB

CONFT: When Cache Size = 50MB then Miss = 0.3 (Hit = 0.7

 $tay = 0.7 \times 1 + 0.3(11)$ = 0.7+3.3

Tays = 4 mger when Cache is 50 mg.

