

# COMPUTER SCIENCE

## Computer Organization and Architecture

### Machine Instruction and Addressing Modes

#### Addressing Modes-3

Lecture\_07



Vijay Agarwal sir



A yellow diamond-shaped sign with a black border and black text, mounted on a silver pole. The sign reads "TOPICS TO BE COVERED". Below the sign is a white and orange striped barrier.

**TOPICS  
TO BE  
COVERED**



A red diamond-shaped icon with a white border and white text, containing the number "01".

**01**

## **Addressing Modes**

## Addressing Mode

- ① Immediate AM
- ② Absolute | Direct AM
- ③ Memory Indirect AM
- ④ Register Direct AM
- ⑤ Register Indirect AM
- ⑥ PC - Relative AM
- ⑦ Base Register AM
- ⑧ Index Reg AM
- ⑨ Auto Decrement AM
- ⑩ Auto Increment AM
- ⑪ Implied | Implicit AM

# Addressing Modes



- Immediate
- Direct
- Indirect
- Register
- Register Indirect
- Displacement
- Stack

**Instruction****operand**  
*AE***(a) Immediate****Instruction****A***EA***Memory****operand****(b) Direct****Instruction****A***Add of EA***Memory****operand****EA****(c) Indirect****Instruction****R****operand****Registers****(d) Register****Instruction****R****Memory****EA****operand****Registers****(e) Register Indirect****Instruction****R****A****Memory****operand****operand****Registers****(f) Displacement****Instruction****Implicit****Top of stack  
Register****(g) Stack**

- ⑧ 16 bit Instn LOAD to AC with Address = 500  
Start from Location 200, 8 bit Opcode . with  
the following Details  
XR : Index Register.


← 16bit Instn →  
LOAD to AC | 500 .

Addressing Mode	Effective Address	Content Of AC
✓ Direct address	500.	800
✓ Immediate Operand	<u>201</u>	<u>500</u>
✓ Indirect Address	800	300
✓ Relative address	702	325
✓ Indexed address	600	900
✓ Register	R1	<u>400</u>
✓ Register Indirect	400,	700
✓ Autoincrement	400	700
✓ Autodecrement	<u>399</u>	450




Numerical example for addressing modes.

## Direct | Absolute AM



Register Direct

EA = Reg Name.  
Content(operand)  
in the Register



Auto Decrement / Auto Increment AM is similar to Register Indirect in which Value (Content) of Register is automatically Decrement / Increment.

Decrement - Pre Decrement

Increment → Post Increment

Index Reg AM

(Index Reg)

$$EA = \underset{\text{Value}}{XR} + AF$$

$$= 100 + 500$$

$$\boxed{EA = 600}$$


PC - Relative AM

$$EA = \underset{\text{Value}}{PC} + AF$$

$$= 202 + 500$$

$$\boxed{EA = 702}$$

Addressing Mode	Effective Address	Content Of AC
Direct address	500	800
Immediate Operand	201	500
Indirect Address	800	300
Relative address	702	325
Indexed address	600	900
Register	--	400
Register Indirect	400	700
Autoincrement	400	700
Autodecrement	399	450



Address	Memory
200	Load to AC Mode
201	Address = 500
202	Next instruction
399	450
400	700
500	800
600	900
702	325
800	300

Numerical example for addressing modes.

# Eight addressing modes for the load instruction

Mode	Assembly Convention	Register Transfer
Direct address	LD ADR	$AC \leftarrow M[ADR]$
Indirect address	LD <u>@ADR</u>	$AC \leftarrow M[M[ADR]]$
<u>Relative address</u>	LD \$ADR	$AC \leftarrow M[PC + ADR]$
Immediate operand	LD#NBR	$AC \leftarrow NBR$
<u>Index addressing</u>	LD ADR(X)	$AC \leftarrow M[ADR + XR]$
<u>Register</u>	LD R1	$AC \leftarrow R1$
<u>Register indirect</u>	LD (R1)	$AC \leftarrow M[R1]$
<u>Autoincrement</u>	LD (R1)+	$AC \leftarrow M[R1], R1 \leftarrow R1 + 1$


Q. 1

In which of the following addressing modes, operand is NOT  
A part of instruction?

[MSQ]

- A Immediate
- B Direct
- C Indirect
- D Register

### Immediate AM




$\text{Ans}(B, C \& D)$ .

Q. Consider a 16 bit hypothetical processor which support 1 Address Instruction Design with various addressing mode. It contain 8 bit OPCODE. It supports 1 word Instruction stored in the Memory with a starting address of  $(745)_{10}$  (Decimal) onwards. Address field value of the instruction is 222. Register  $r_1$  contain 111 memory content of [222] is 155. Which of the following is/are correct about effective address of various Addressing Mode (AM)? (all values are in decimal)

[MSQ]

- (I) In the Immediate AM Effective Address is 745.
- (II) In the Immediate AM Effective Address is 746.
- (III) In the Memory Indirect AM Effective Address is 155.
- (IV) In the Index AM effective Address is 333  
( $r_1$  as index register)

Ans(B, C &amp; D)




## ① Immediate AM

$$EA = 746$$

(i) Memory Direct

$$\text{OPCODE} | 222$$



$$R_1 = 111$$

745

746

747

OPCODE

222

155

## Index AM

$$EA = AF + \overset{(R_1)}{\text{Index Reg}}$$

$$= 222 + 111$$

$$EA = 333$$

222

155

**Q.1**

The most appropriate matching for the following pairs

- |                              |              |
|------------------------------|--------------|
| X. Indirect addressing       | 1. Loops     |
| Y. Immediate addressing      | 2. Pointers  |
| Z. Auto decrement addressing | 3. Constants |

[GATE - 2000: 1 Mark]

**A** X - 3 Y - 2 Z - 1**B** X - 1 Y - 3 Z - 2**C** X - 2 Y - 3 Z - 1**D** X - 3 Y - 1 Z - 2

Indirect AM - Pointer.  
Immediate AM - Constant  
Auto Decr. AM - Loops

X - 2    Y - 3    Z - 1

**Q.3**

If we use internal data forwarding to speed up the performance of a CPU (R1, R2 and R3 are registers and M[100] is a memory reference), then the sequence of operations.

R1 → M[100]

M[100] → R2

M[100] → R3 can be replaced by

[GATE - 2004: 2 Mark]


A      R1 → R3  
R2 → M[100]

B      M[100] → R2  
 R1 → R2  
 R1 → R3

C      R1 → M[100]  
 R2 → R3

D      R1 → R2  
 R1 → R3  
 R1 → M[100]

Ans (D)



Ex  
 $R_1 = 10$   
 $R_2 = 20$   
 $R_3 = 30$   
 $m[100] = 40$

Assume

$R_1 \rightarrow m[100]$

$m[100] \rightarrow R_2$

$m[100] \rightarrow R_3$

$R_1 = 10$   
 $m[100] = 10$   
 $R_2 = 10$   
 $R_3 = 10$

Avg

@  $R_1 \rightarrow R_3$   
 $R_2 \rightarrow m[100]$

$R_3 = 10$   
 $m[100] = 20$   
 $R_2 = 20$

Here  $R_2$  Not update

&  $m[100]$  Wrong update,  $R_1 = 10$

(b)  $m[100] \rightarrow R_2$   
 $R_1 \rightarrow R_2$   
 $R_1 \rightarrow R_3$

$m[100]$  Not updated.

$m[100] = 40$   
 $R_2 = 40$   
 $R_2 = 10$   
 $R_3 = 10$   
 $R_1 = 10$

(c)  $R_1 \rightarrow m[100]$   
 $R_2 \rightarrow R_3$

$R_1 = 10$   
 $m[100] = 10$   
 $R_3 = 20$   
 $R_2 = 20$

Register  $R_2$  Not update  
 $\Leftarrow R_3$  Wrong Update.

**Q.4**

Match List-I with List-II and select the correct answer using the codes given below the lists:

[GATE - 2005: 2 Mark]

**List-I**

- A.  $A[I] = B[J];$
- B.  $\text{while}[\underline{*A++}]$ ;
- C.  $\text{int temp} = \underline{*X};$

**List-II**

- 1. Indirect addressing
- 2. Indexed addressing
- 3. Auto increment

**Codes:**

	A	B	C
A	3	2	1
B	1	3	2
C	2	3	1
D	1	2	3

A      B      C  
2      3      1

**Q.5**

The memory locations 1000, 1001 and 1020 have data values 18, 1 and 16 respectively before the following program is executed.

[GATE - 2006: 2 Mark]

$T_1$	MOVI	Rs, 1	Move immediate
$T_2$	LOAD	Rd, 1000(Rs)	Load from memory
$T_3$	ADD I	Rd, <u>1000</u>	Add immediate
$T_4$	STOREI	0(Rd), 20	Store immediate

Which of the statements below is TRUE after the program is executed?

- A Memory location 1000 has value 20
- B Memory location 1020 has value 20
- C Memory location 1021 has value 20
- D Memory location 1001 has value 20

Ans (D).

$$M[1000] = 18$$

$$M[1001] = \underline{L}$$

$$M[1020] = 16$$

I<sub>1</sub>: MOVI Rs, L

$$Rs = L$$

I<sub>2</sub> LOND Rd, 1000(Rs)

$$Rd \in M[1000 + Rs]$$

$$Rd \leftarrow M[1000 + L]$$

$$Rd \leftarrow M[100L]$$

$$Rd = L$$

I<sub>3</sub>: ADDI Rd, 1000

$$Rd \in Rd + 1000$$

$$Rd = 100L + 1000$$

I<sub>4</sub> STOREI O(Rd), 20

$$M[0 + Rd] \leftarrow \underline{20}$$

$$M[0 + 100L] \leftarrow 20$$

$$M[100L] = 20$$

Ans

**Q.7**

The absolute addressing mode

[GATE - 2002: 1 Mark]

P  
W

- A The operand is inside the instruction
- B The address of the operand is inside the instruction
- C The register containing the address of the operand is specified inside the instruction.
- D The location of the operand is implicit.

Q. 8

A CPU has 24-bit instructions. A program starts at address 300

(in decimal). Which one of the following is a legal program counter  
(all values in decimal)?

[GATE-1 Marks]

- (a) 400      (b) 500

- (c) 600

- (d) 700

$$24 \text{ bit} = 3 \text{ Byte}$$

Ⓐ  $300 + 3x = 400$

$$3x = 100$$

$$x = \frac{100}{3} = 33.3 \times$$

Ⓑ  $300 + 3x = 500$

$$3x = 500 - 300$$

$$x = \frac{200}{3} = 66.6$$

Ⓒ  $300 + 3x = 600$

$$3x = 300$$

$$x = \frac{300}{3} = 100 \checkmark$$

Ⓓ  $300 + 3x = 700$

$$3x = 400$$

$$x = \frac{400}{3} = 133.3 \times$$

300-302

303-305

306-308

309

.

390-392

393-395

396-398

399-401

402

## COMMON DATA QUESTION (9 -10)

$$R_3 = 2000$$

$$M(3000) = 10$$



Consider the following program segment, Here R1, R2 and R3 are the general purpose register.

$$R_2 \in M(R_3) \Rightarrow R_2 \in M(2000)$$

$$R_2 = 100$$

$$R_2 \in R_1 + R_2 \Rightarrow 8 + 100$$

$$R_2 = 108$$

$$M(R_3) \leftarrow R_2 \Rightarrow$$

$$M(2002) = 108$$

$$R_3 = R_3 + 1 \Rightarrow 2002 + 1 \Rightarrow R_3 = 2003$$

$$R_1 < 8 - 1 \Rightarrow R_1 = 7$$

Instruction	Operation	Instruction size (no. of words)
MOV R1, (3000)	$R_1 \leftarrow M[3000]$ $R_1 = 10$	2
LOOP;		
MOV R2, M[R3]	$R_2 \leftarrow M[R_3]$ $R_2 = 100$	1
ADD R2, R1	$R_2 \leftarrow R_1 + R_2$ $R_2 = 10 + 100 \Rightarrow R_2 = 110$	1
MOV (R3), R2	$M[R_3] \leftarrow R_2$ $M(2000) = 110$	1
INC R3	$R_3 \leftarrow R_3 + 1$ $R_3 = 2000 + 1 \Rightarrow R_3 = 2001$	1
DEC R1	$R_1 \leftarrow R_1 - 1$ $R_1 = 10 - 1 = 9$	1
BNZ LOOP	Branch on not zero	2
HALT		Stop

Assume that the content of memory location 3000 is 10 and the content of the Register R3 is 2000. The content of each of the memory locations from 2000 to 2010 is 100. The program is loaded from the memory location 1000. All the Numbers are in decimal.

$$M[3000] = 10$$

$$R_3 = 2000$$

*Sel n 10*

$M[2010]$  Content Not  
UPDATE

$\therefore$  at  $M[2009] \Rightarrow R_1 \sim 0$

→ 2000	100	110
→ 2001	100	109
→ 2002	100	108
→ 2003	100	107
→ 2004	100	106
→ 2005	100	105
→ 2006	100	104
→ 2007	100	103
→ 2008	100	102
→ 2009	100	101
→ 2010	100	

$R_1=10$   
 $R_1=9$   
 $R_1=8$   
 $R_1=7$   
 $R_1=6$   
 $R_1=5$   
 $R_1=4$   
 $R_1=3$   
 $R_1=2$   
 $R_1=1$   
 $R_1=0$

Q.9

Assume that the memory is word addressable. The number of memory references for accessing the data in executing the program completely is [2 marks]

- (a) 10    (b) 11    (c) 20    (d) 21

Loop Execute Total LO time (Iteration)

In each Iteration 2 Times Memory Access (Reference)

$$\begin{aligned}\text{Total Memory Reference} &= 1 + 2 \times 10 \\ &= 1 + 20 = 21 \text{ Ans}\end{aligned}$$

## COMMON DATA QUESTION (9 - 10)

Consider the following program segment, Here R1, R2 and R3 are the general purpose register.

Instruction	Operation	Instruction size (no. of words)
MOV R1, (3000)	$R1 \leftarrow M[3000]$ <i>(R1 = 10)</i>	2
<u>LOOP:</u>		
MOV R2, M[R3]	$R2 \leftarrow M[R3]$	1
ADD R2, R1	$R2 \leftarrow R1 + R2$	1
MOV (R3), R2	$M[R3] \leftarrow R2$	1
INC R3	$R3 \leftarrow R3 + 1$	1
DEC R1	$R1 \leftarrow R1 - 1$	1
BNZ LOOP	Branch on not zero	2
HALT		Stop

2 X 10

21

Assume that the content of memory location 3000 is 10 and the content of the Register R3 is 2000. The content of each of the memory locations from 2000 to 2010 is 100. The program is loaded from the memory location 1000. All the Numbers are in decimal.

**Q.10** Assume that the memory is word addressable. After the execution of this program, the content of memory location 2010 is [2 marks]

- (a) 100
- (b) 101
- (c) 102
- (d) 110

- ① Auto Decrement / Increment AM
- ② Indexed AM
- ③ PC-Relative AM
- ④ Base-Register AM

## Auto Decrement | Auto Increment AM:

It is similar to Register Indirect AM in which Register Value (Content) automatically Decrement @ Increment to Access the Data Sequentially.

## COMMON DATA QUESTION (9 - 10)

Consider the following program segment, Here R1, R2 and R3 are the general purpose register.

Instruction	Operation	Instruction size (no. of words)
MOV R1, (3000)	$R1 \leftarrow M[3000]$ <i>(R1 = 10)</i>	2
LOOP:		
MOV R2, M[R3]	$R2 \leftarrow M[R3]$	1
ADD R2, R1	$R2 \leftarrow R1 + R2$	1
MOV (R3), R2	$M[R3] \leftarrow R2$	1
INC R3	$R3 \leftarrow R3 + 1$	1
DEC R1	$R1 \leftarrow R1 - 1$	1
BNZ LOOP	Branch on not zero	2
HALT		Stop

Some operation perform  
in ALL LOCATION from 2000  
Onwards.

Assume that the content of memory location 3000 is 10 and the content of the Register R3 is 2000. The content of each of the memory locations from 2000 to 2010 is 100. The program is loaded from the memory location 1000. All the Numbers are in decimal.


Q: Why Auto Decrement @ Auto Increment AM are used ?


Soln

When we want to Access / Perform same operation in multiple location [Assume 100 Location] then Different - 2 instruction are required.

- But with the Help of Auto Decrement / Increment AM it is possible by using Only Instn we perform same operation / Access the Multiple location.

How ?






l  
Instr

OPCODE	Address
--------	---------

reg( $R_1$ ).  
l

Auto Decrement



By Using Auto Decrement / Auto Increment

With the Help of Only One Instruction & increment / decrement

in the Register Value we Accessing Multiple Location or

OR Performing the Same operation in Multiple  
Location.


Index Based AM : This AM to Implement the Array.

OR

This AM are Used to Access Specified (Random) element  
of the Array.

Char a [10]

1char =  
1Byte




Assuming  
Starting add.  
is 1000.

int a [10]

1int = 2Byte



$$A[n] = \text{Starting Address (Base Address)} + n * \text{Size of Data type}$$



in char.

In int

$$A[7] = 1000 \times 7 * 2$$

$$A[7] = 1000 + 14$$


$$A[7] = 1014$$



$$A[7] = 1000 + 7 * L$$

$$= 1000 + 7$$


$$\boxed{A[7] = 1007}$$



- Index Value are Present in the Index Register .
- Starting Address (Base address) is given in the Address field of the Instruction .

So

$$\text{Effective Address} = \text{Index Reg Value} + \text{Address field}$$



## Index Register

At the CPU Design One Special Register is Made as Index Register. then in this implicitly they Access the Index Register for Index Value.  
(One Register waste,  
Bz Not Heavy Utilization)

Most of the Case, Any General purpose Register is designated as a Index Register.

& that Register Name Mentioned (eg R10 as Index Register).

Aadv: We Can Use that Register in Future as General Purpose Register.

# Transfer of Control AM (TOC AM).

TOC AM focus on Instruction.

- During the execution of TOC Instn Program Control has been changed from One location to Another location.


TA: Target Address  
BA: Branch Address

Branch  
Instruction

JMP, Skip, goto.

# Transfer of Control AM

Here  $I_3$  Target address is  $I_{5L}$



$$1050 = 1004 + \text{Relative Value}$$

$$\begin{aligned} \text{Relative Value} &= 1050 - 1004 \\ &= +46 \end{aligned}$$


$$\frac{1050}{1051} \rightarrow \boxed{I_{5L}} \quad I_{52}$$

Forward Jumping

Difference between  
1004 & 1050 is Relative Value.

# Transfer of Control AM

Branch Instruction



$I_{10}$  Target address is  $I_3$ .

$$1003 = 1011 + n$$

$$\begin{matrix} \text{Relative} \\ \text{Value} \end{matrix} = -8$$

Arg  
Backward  
Jumping

When  $I_{10}$  Fetch  $PC = 1011$

But when  $I_{10}$   
Decode  
(Execute)

$$PC = \cancel{1011}$$

$$PC = 1003$$

# Transfer of Control AM

$$\text{Target Address} = \text{PC Value} + \text{AF (offset)} \\ \text{(Relative Value)}$$

# PC Relative AM

**EA = Current PC Value + Address field value( Relative Value)**

In this Mode Effective Address(EA) is obtained by adding the Relative Value to Program Counter(PC)

+ : forward Direction (Jumping)  
- : Backward Jumping (Branching)

Relative Value means distance between current location to target location.  
It is a Constant(Signed Constant), present in the address field of the instruction.

(+ ⚡ -)

PC Relative AM is used intra segment transfer of control(branching), when target address is present in same segment then during program execution control will be transferred with in the segment called intra segment branching.

# Base Register AM

**EA = Base register Value + Address field value**

Base Register AM is used inter segment transfer of control(branching), when target address is present in different segment then during program execution control will be transferred between the segment called inter segment branching.

Note: Both PC relative AM & Base Register AM are suitable for program reallocation at run time.

Q.


Consider a 4 Byte long pc relative instruction is located in the memory with the starting address of 243048(Decimal). A -8 sign Displacement is present in the address field of the instruction . What is the branch address(Target address)?

P  
W

$$\text{PC Value} = 243052$$

$$\text{Target Address} = \text{PC Value} + \text{Relative Value}$$

$$\begin{aligned}\text{Backward Branching/Jumping.} \Rightarrow & 243052 + (-8) \\ & = 243052 - 8 \\ & = 243044 \text{ Ans}\end{aligned}$$



Q.

Consider a 4 Byte long Jump instruction stored in the word addressable memory with a word size of 16bits. The starting address of instruction is 900(Decimal). A address field contain

–32. content of base register is 500. What is the branch address(Target address) when the instruction is designed with

- (i) PC Relative Addressing Modes
- (ii) Base Register Addressing Modes

**Q.**

Consider a 16bits which support 1 word long instruction, stored in the memory with a starting address of 900(Decimal). Instruction format contain 8bit Opcode & Address field. Instruction is designed with PC Relative JMP Operation.

During its execution control(Branch) will be transferred to an address 614(Decimal) then What is

- (i) What is the Relative Value in Address field of the instruction?
- (ii) What is the PC Value before instruction fetch, after instruction fetch and after Execution phase?

P  
W

Consider the following instruction sequence where registers R1, R2 and R3 are general purpose and MEMORY [X] denotes the content at the memory location X.

Instruction	Semantics	Instruction Size (bytes)
MOV R1, (5000)	$R1 \leftarrow \text{MEMORY}[5000]$	4
MOV R2, (R3)	$R2 \leftarrow \text{MEMORY}[R3]$	4
ADD R2, R1	$R2 \leftarrow R1 + R2$	2
MOV (R3), R2	$\text{MEMORY}[R3] \leftarrow R2$	4
INC R3	$R3 \leftarrow R3 + 1$	2
DEC R1	$R1 \leftarrow R1 - 1$	2
BNZ 1004	Branch if not zero to the given absolute address	2
HALT	Stop	1



Assume that the content of the memory location 5000 is 10, and the content of the register R3 is 3000. The content of each of the memory locations from 3000 to 3010 is 50. The instruction sequence starts from the memory location 1000. All the numbers are in decimal format. Assume that the memory is byte addressable.

After the execution of the program, the content of memory location 3010 is       .

[GATE-2021(Set-1)-CS: 2M]

Consider a RISC machine where each instruction is exactly 4 bytes long. Conditional and unconditional branch instructions use PC-relative addressing mode with Offset specified in bytes to the target location of the branch instruction. Further the Offset is always with respect to the address of the next instruction in the program sequence. Consider the following instruction sequence

Instr. No	Instruction		<u>Assume</u>
$I_1$ <u>i</u>	add R2, R3, R4	$\rightarrow 1000 - 1003$	$PC = 1016$
$I_2$ <u>i+1</u>	sub R5, R6, R7	$1004 - 1007$	Target Address = 1000
$I_3$ <u>i+2</u>	cmp R1, R9, R10	$1008 - 1011$	Target Address = $PC + R.V(\text{offset})$
$I_4$ <u>i+3</u>	beq R1, Offset	$1012 - 1015$	$1000 = 1016 + n$ $n = -16$ Ans

If the target of the branch instruction is i, then the decimal value of the Offset is \_\_\_\_.

[GATE-2017(Set-1)-CS: 2M]

For computers based on three-address instruction formats, each address field can be used to specify which of the following:

- S1: A memory operand
- S2: A processor register
- S3: An implied accumulator register


[GATE-2015(Set-1)-CS: 1M]

- A Either S1 or S2
- B Either S2 or S3
- C Only S2 and S3
- D All of S1, S2 and S3

Consider evaluating the following expression tree on a machine with load-store architecture in which memory can be accessed only through load and store instructions. The variables a, b, c, d and e are initially stored in memory. The binary operators used in this expression tree can be evaluated by the machine only when the operands are in registers. The instructions produce result only in a register. If no intermediate results can be stored in memory, what is the minimum number of registers needed to evaluate this expression?

[GATE-2011-CS: 2M]

- A 2
- B 9
- C 5
- D 3



The program below uses six temporary variables a, b, c, d, e, f.

```
a = 1
b = 10
c = 20
d = a + b
e = c + d
f = c + e
b = c + e
e = b + f
d = 5 + e
return d + f
```

| Assuming that all operations take their operands from registers, what is the minimum number of registers needed to execute this program without spilling?

[GATE-2010-CS: 2M]

- A 2
- B 3
- C 4
- D 6

Assume that  $EA = (X) +$  is the effective address equal to the contents of location  $X$ , with  $X$  incremented by one word length after the effective address is calculated;  $EA = -(X)$  is the effective address equal to the contents of location  $X$ , with  $X$  decremented by one word length before the effective address is calculated;  $EA = (X) -$  is the effective address equal to the contents of location  $X$ , with  $X$  decremented by one word length after the effective address is calculated. The format of the instruction is (opcode, source, destination), which means ( $\text{destination} \leftarrow \text{source op destination}$ ). Using  $X$  as a stack pointer, which of the following instructions can pop the top two elements from the stack, perform the addition operation and push the result back to the stack.

[GATE-2008-CS: 1M]

- A ADD  $(X) -, (X)$
- C ADD  $-(X), (X) +$

- B ADD  $(X), (X) -$
- D ADD  $-(X), (X)$

**THANK  
YOU!**

