COMPUTER SCIENCE



Computer Organization and Architecture

ALU & Control unit







Vijay Agarwal sir





Control Unit

CPU Time Calculation



Working Micro operation & Program.

Control Unit

Handwired Control Unit Design.
S.O.P (Sum of Product) Expression
Logic function

· Fostest CU.



Dis Adv.

It is Not Flexible

Not Support News Obernation

Control Unit




Control unit is the Supervisor in the System that control each & every activity.

- Control Signals are implement in a Control Unit.
- Control Signal are Required to execute the micro operation.
- Micro operation is the elementary operation in the hardware.
- Control unit generates the sequence of control Signal.
- Control Signal are Directly executed on a Base Hardware (H/W) So H/W generate the desired Response.


Computer System Functionality is Program Execution.

Block Diagram of the Control Unit










Micro-operations & Control Signals




	Micro-operations	Active-control Signals
	T_1 : MAR \Re (PC) (or) PC \rightarrow MAR	C_2
Fetch:	T ₂ : MBR R Memory PC R (PC) + 1	C_5 C_R
	T ₃ : IR \Re (MBR)	$\left(C_{4}\right)$
	T1: MAR R (IR(Address))	C ₈
Indirect:	T2: MBR R Memory	C ₅ , C _R
mun ect.	T ₃ : IR(Address) R (MBR (Address))	C ₄
	T ₁ : MBR \Re (PC)	C ₁
Interrupt:	T ₂ : MAR ዣ Save-address PC ዣ Routine-address	
	T ₃ : Memory \Re (MBR)	C ₁₂ , C _W

Data Paths & Control Signals





Functioning of Microprogrammed Control Unit





Pre Requirement of the CU Design is as follow



- 1) How many Control Lines are present in the Hardware [S0, S1, S2, S3...]
- 2) How many Instruction are implemented in the Hardware [I1, I2, I3....]
- 3) How many Micro operation are required for each Instruction [T1, T2, T3...]
- 4) What the control Signal Required for each micro operation for each Instruction.



Control Signals will be Implemented into the Control Unit by

using following Approach:

- 1) HARDWIRED CU Design
- 2) MICRO-PROGRAMMED CU Design

Q.

Consider the following hypothetical CPU which uses 3 data register A, B & C and supports 3 instruction I_1 , I_2 & I_3 . Obtain the logic function that will generate the hardwired control for the signal Ain & Bout with the following data.

	I ₁	I ₂	I ₃
T ₁	Ain, Bout	Ain, Cin, Bout	Bin, Bout
T ₂	Bin, Cin, Aout	Ain, Aout	Ain, Bin, Cout
T ₃	Bin, Bout	Bin, Bout	Bin, Bout
T ₄	Cin, Aout	Bin, Aout	Ain, Aout
T ₅	End	End	End



Step 1: Search where the control signals Ain & Bout are present.

Step 2: Options are in I.T format or T.I format.

Step 3 : For any particular time interval. Is the control signal presents for all the instructions?



- Step 1: Search where the control signals Ain & Bout are present.
- Step 2: Options are in I.T format or T.I format.
- Step 3 : For any particular time interval. Is the control signal presents for all the instructions?

Ain =
$$T_1 I_1 + (T_1 + T_2) I_2 + (T_2 + T_4) I_3$$

Bout = $T_1 + T_3$

Bout is present for all instruction during T1 & T3

Q.

A hardwired CPU use 10 control signals SI to S10 in various time steps T1 to T5 implement 4 instructions I1 to I4 as shown below.

	T1	T2	Т3	T4	T5
11	S1, S3, S5	S2, S4, S6	S1, S7	S10	S3, S8
12	S1, S3, S5	S8, S9, S10	S5, S6, S7	S6	S10
13	S1, S3, S5	S7, S8, S10	S2, S6, S9	S10	S1, S3
14	S1, S3, S5	S2, S6, S7	S5, S10	S6, S9	S10

Which of the following pairs of expressions represent the circuit for generating control signals S5 and S10 respectively [(IJ + Ik) Tn indicates that the control signal should be generated in time step Tn if the instruction being executed is [IJ to IK]?

(a)
$$S5 = T1 + I2.T3$$
 and $S10 = (I1 + I3).T4 + (I2 + I4).T5$

(b)
$$S5 = TI + (I2 + I4).T3$$
 and $S10 = (I1 + I3).T4 + (I2 + I4).T5$

(c)
$$S5 = T1 + (I2 + I4).T3$$
 and $S10 = (I2 + I3 + I4).T2 + (I1 + I3).T4 + (I2 + I4).T5$

(d)
$$S5 = T1 + (I2 + I4).T3$$
 and $S10 = (I2 + I3).T2 + I4.T3 + (I1+I3).T4 + (I2+I4).T5$

Q.

A CPU has only three instructions I1, 12 and 13, which use the following signals in time steps T I—T5:



I1: Tl: Ain, Bout, Cin

T2: PCout, Bin

T3: Zout, Ain

T4: PCin, Bout

T5: End

I3: T1: Din, Aout

T2: Ain, Bout

T3: Zout, Ain

T4: Dout, Ain

T5:: End

I2: T1: Cin, Bout, Din

T2: Aout, Bin

T3: Zout, Ain

T4: Bin, Cout

T5: End

Which of the following logic functions will generate the hardwired control for the signal Ain?

[GATE CSE 2004]



(a)
$$T1.11 + T2.13 + T4.13 + T3$$

(b)
$$(T1 + T2 + T3).I3 + T1.I1$$


(c)
$$(T1 + T2).I1 + (T2 + T4).I3 + T3$$

(d)
$$(T1 + T2).I2 + (T1 + T3).I1 + T3$$

Micro Programmed CU Design

MICRO-PROGRAMED CU DESIGN





Control unit

(1) Housewired Cu Design

C.S.O.P expression

Logic function

Fostest (RISC)

Not Flexible

2) Micro bougoammed CU Design

Cryptog Storad in CM (Control Memory)

Decosted reported rep

Encoded
Format

(vertical reprog)

405=1005.4=2bit

4bit=2=160.5.


MICRO-PROGRAMED CU DESIGN



	Mi	coo Insta	Format Contro	l wood
	Borch.	Flag	Control Field	CM Addra/WIA AF CAR
UBC	[log_#RC] bits			Dog Control es CM: IMB
NZ JUBE	log y (2bit)	log #Flag 30 8Flag (log_2)		(log_1mg) + (log_22g)


MICRO INSTRUCTION FORMAT





Control Signal En Coded De coded Formet Format (vertical upoop.) (Honzontal upog) nbit = 2°Cs 16it->1CS NCS = logeNbit NCS =) Nbit





Decoded Format (Horizontal μ program)

[NGS/ N bits]

Eg. 3bits
$$\Rightarrow$$
 3C.S
or
8 C.S \Rightarrow 8 bit

Encoded Format (Vertical µ program)

3 bits
$$\Rightarrow$$
 2³ \Rightarrow 8 C.S.
or
8 C.S \Rightarrow 3 bit



Based on the way of Representing, uInd" is dividived into 2 Type

- 1) Horizontal u Instr (Decoded Connat)
- 2) Vertical 21 Instr (Encoded Bromat)

(I) Horizontal Wongsamming.


1) # Control signal in the Hordware: So SIS2 SZ

ucs 4bit

2) Decoded formal of C.s:

O: Disable

1: Enable




3 Design a Minissental n Instr for C.S = (So, Sz)

		Control field	
BC	Flag	OLOT	C.M Addy AF
		(=45H ->	

S3(S) S1(S.)

(4) Operational State




Horizontal (Decoded Formad)

16+ = 1CS 46+ = 465 4CS = 46+ Vertical (Encoded Format)

Vertical uprograming:

1) # Control Signal in 4/w: [So Si Sz Sz]

(2) Encoded format as CS:




(Dog 2 4) =(2bit) 4CS = log 24 = 2bit

Contralfield = 25it

(Extornal Decoder is Required)

3 Design a Vertical U Instr for CS = [So, Sz]



Horizontal Bougramming

Vertical reprogramming.



- (1) In this CS are expressed in Decoded boomat
- @ nbit =ncs ncs = Nbit
 - (9) 200 CS => 200 bits
- (3) Longer Control Word

- 1) In this C.S are expressed into Encoded unnet.
- e nbit => 2" cs NCS => log_Nbit
- (e) for 200Cs => 8bit
- 3) Shorten Control Word
- (9) No External Decoder is Required (9) External Decode is Required to general the Cs.

- (5) It is Flexible Composed to Hoo-dwixed Cu.
- 18 Dt is More flexible Compared to Hinizontal uprog.

© It Support High Degree © It Support Low Degree of of Pevrallelism (None | More than) Possallelism (None | One)

(Note) Default Microprogrammed is vertical wprogrammed cu


(Used in CISC).

U.V.V. Imp.

SPEED: Handwiked > Horizontal > Vertical.

Time Comme: Vertical > Horizontal > Hardwired

Flexibility: Vertical > Horizontal > Hardwired



Arrange the following configuration for CPU in decreasing order of operating speeds: Hardwired control, vertical micro-programming, horizontal micro-programming.

- (a) Hardwired control, vertical micro programming, horizontal micro programming.
- (b) Hardwired control, horizontal micro programming, vertical microprogramming
 - Horizontal micro programming, vertical micro programming. Hardwired control
 - (d) Vertical micro programming, horizontal micro programming, hardwired control



Horizontal microprogramming.



- (a) does not require use of signal decoders
- (b) Results in larger sized microinstructions than vertical microprogramming
- (c) use one bit each control signal

All of the above

O3 Chiales

An instruction set of a processor has 125 signals which can be divided into 5 groups of mutually exclusive signals as follows:

Group 1: 20 signals. Group 2: 70 signals, Groups 3: 2 signals.

Groups 4: 10 signals, Groups 5: 23 signals.

How many bits of the control words can be saved by using vertical microprogramming over horizontal microprogramming?


(a) 0 $G_1: 20CS \rightarrow \frac{Hom 2ontal}{20}$ (b) 103 $G_2: 70CS \rightarrow 70$ (c) 22 $G_3: 2CS \rightarrow 2$ (d) 55 $G_4: 10CS \rightarrow 10$ $G_5: 23CS \rightarrow 23$

Verhood 5 7 #bit = 125-22 4 = 103 Abs



Consider a Hypothetical CU it has 1024 control words memory. Is support 48 control signals & 16 Flags. What is the size of the control words in bits & control memory in byte using


- Horizonal Programming?
- (ii) Vertical Programming?






Consider a Hypothetical CU it has 1024 control words memory. Is support 48 control signals & 16 Flags. What is the size of the control words in bits & control memory in byte using

- (i) Horizonal Programming?
- (ii) Vertical Programming?







Q.5

Control field of a micro Instruction support 2 groups of control signal in which Group 1 Indicate None/One of 400 control signal & Group 2 (Horizontal) Indicate 6 signals. Hardwire contain 16 Flags & 32 Branch condition.

If CAR Register size is 20 bit then what is CDR in bits & control





Control
$$(CDR)$$
 Size = $5+4+15+20$
Word $CDR = 44bit$



Consider a CPU where all the instructions require 7 clock cycles to complete execution. There are 140 instructions in the instruction set. It is found that 125 control signals are needed to be generated by the control unit. While designing the horizontal microprogramming control unit, single address field format is used for branch control logic. What is the minimum size of the control word and control address register?

(a) 125, 7

Total # Instruction = 140.

[GATE IT 2008]

(b) 125, 10

#Cycle Instr - 7 Cycle.

(c) 135, 7

(d) 135, 10

Total # noperation n Instr = 140x7 = 980 winst

Contral Memory = 980CW.

Ang (D)

AF CAR = 10bit

Horizontal Mbrog: 125CS -> 125 bits.

Control Field CAR AF

125 bit 10bit

Control Word = 125+10

-135 bit Ars

Control Menny = 980 x CW = 980 x 135 bits. Q.

A Hypothetical processor contain word length of 12 bits. It support 1 word opcode. Each Instruction takes 8 cycles to compete the execution. Processor contain 256 control signal & 16 flags. Processor used Horizontal Control Unit. 64 Branch is used then what is the size of CAR & CDR in bits of control memory?

word length 1 INord

Control Memory = 2 CIN.

C.AR (AF) = 15bit

Horizontal = 256CS => (256bits)

.

RISC Reduced Instruction set computer	CISC Complex Instruction set computer
It support less number of addressing Mode (AM)	It support more number of AM.
2. It support smaller Instruction set	2. It support larger Instruction set.
3. It support more number of Register	3. It support less number of Register
4. It support fixed length Instruction	4. It support variable length Instruction
5. It support 1 Instruction per cycle (CPI=1) (Cycle per Instruction =1) CPT = 1	5. It support number 1 Instruction Per cycle (CPI=1)
6. It support pipeline successfully	6. It support unsuccessful Pipeline
7. It is the expensive processor used in Real Time application	7. It is the low expensive processor
8. It is a super computer	8. General Purpose computer
It uses hardwired control unit. (Motorola processor, power processer, ARM processor)	9. It uses microprogrammed (vertical) control unit (Pentium processer)



THANK YOU!

