COMPUTER SCIENCE



Computer Organization and Architecture

Introduction of COA

Lecture_03

Vijay Agarwal sir





Memory Concept

System Bus



Introduction of COA

· Computer Generation

· CO2CA

· Compent of the Computer

CPU

Memory

Ilo

Registery

MAR/AR MER/MDR TR


PSW RGPR



Instruction apple

- 1) Fetch cycle [MEM to CPU (IR)
- 2) Execute cycle & Execute
- 3 Instruction Cycle with interrupt





2 GATE Question.


Compent of the Computer.

- 1 CPU
- 2 Memory
 - 3 I/O



SYSTEM BUS:

System Bus is collection of Lines which are used to Provide the Communication between Major Combent of the Computer [CPU, Memory, I/O]





System Bus Contain 3 type of Liver (Bus).

- 1) Address line Address Bus.
- 2) Data Line Data Bus
- (3) Contral Line Contral Bus


1) Address Bus: Address Bus is used to carry the Carry the Carry the Address towards Memory & IO.

(Note). Address line are Unidirectional.

CPU Address Rus Memory & I/O

2) Data line: Data line are used to carry the Data (Binary Sequence)

(pox) Data Bus are Bidirectional.




: Control lines are Used to Carry Contral Bus the Control Signal. Contael Signal Control Lines are indidivally unidirectional & Collectively Bidirectional Write Read operation operation (RD) (WR Write signal I/O Synal Signal

Memory

Read > memory to CPU.


write = CPU to Memory.

System Bus



Read operation (memory Read)

0





1) Address Bus


2) Data Rus

(3) Contool Bus

Write operation (Memory Write)







2 Type et Arch.

10 Von Neumann Arch.

(2) Hasvasid Arch.

Computer works on Stored Program Concept



Von Neumann Arch. (Stored Program Concept)


- · Main Mennony Contain Program & Dorta.
- . All operating on Rinary Data.
- · Control Unit Interpreting the Distriction from Memory & Execuiting.
- · Input Dutbut Equipment operated by Contral Unit.





MAR Address Bus MBR (Data Bus





MEMORY

- · Mamog is Organized into equal facts, each facts is called as Cells.
 - toon cell is identified by a Unique Number Called as address.

18 Represented in the form of 2 xm n: # ab Address line (A.L) m: # ob Data Line (D.L)
(Word Length) cell size > A.L = specify the Capacity of the Memory: D.L=) specify the Capacity of Data | Cell Size. n bit Adologes line Can Represen 2 Memory Range (0+02-1) BC2 Memory Stout from Celler

$$2^{1} = 2$$
 $2^{2} = 4$
 $2^{3} = 8$
 $2^{4} = 16$
 $2^{5} = 32$
 $2^{6} = 64$
 $2^{7} = 128$
 $2^{8} = 256$
 $2^{9} = 512$
 $2^{10} = 1024(1 \text{ killo})$

4 bit Required Re2 36H > 0 to 23-1 (0+07) => Total '8.

8 Byte 23 X 8bit 000 3 bit Address line 8 bit Dota line. 3 bit A.L Represent 2 Memory Cells. U Raye (0 to 2-1 3bit 000 Total 81


000 00 | 86H Dota 010 011 (3bit (M) 110 364 Address


NXM The Scales X Bbit 8 Byte 3 morrory 2 cells

2 2 2 2 2 2 2 2 2 128 64 32 16 8 4 2 1 11-3'3'

000 30

16 Byte 24 x 8 bit 4 bit Address line 8 bit Data live 2 Memory Cells







.

64KB (8085 WB) 0000 0000 0000 0000 96 X 8 bit 1/216 celles 16 bit Address line 16bit (x 8 bit Data line 26 Mamory Cells (0 to 2-1) FFF (Hexa Decimal) GUKB 165it Hex Value.


4bit - + Hex Value.





IGB 230 X 86H 30 bit Address line Bobit (N) 8 bit Data Line 2 Memory Cells TC X 8 Pit

...






Multiplied by the number of bits/word. How many separate address and data lines are needed for a memory of 64K×16?

- (a) 8 address, 8 data line
- (b) 16 address, 8 Data line

- (c) 15 address, 16 Data line (d) 16 address, 16 Data line

Q.








1024 K Words 1024 K X 4Byte 20 X 20 X 22

| Wood = 32 bit

(Word = 4 Byte





Multiplied by the number of bits/word. How many separate address and data lines are needed for a memory of 4K×16?

(a) 10 address, 16 data line

(b) 11 address, 8 Data line

- (c) 12 address, 16 Data line
- (d) 12 address, 12 Data line

4KX16 12X16 12bit A'L 16bit Dil [GATE-2 Marks]



1) Byte Addressable

When I cell size? Is 86H 2 Word Addressable

When I cell Size is

