
# COMPUTER SCIENCE



Computer Organization and Architecture

Introduction of COA

Lecture\_02







System Bus



## Computer Generation

CO 2 CA

Component of the Comprter.

OCPU

2 Memory

(3) Ilo

Registers

PC MAR AR MARIAR DR MBR/MDR/DR TR AC PSW SP



- 1) Fetch Cycle [Mem to CPU (IR)
- 2) Execute cycle Decode Execute.




Computer Works on Stored Program Concept.

Un Neumann Architecture

#### Component of Computer



- (1) CPU
- (2) Memory
- (3) Input/output







The process required to execute the Instruction.

(or)

Instruction cycle describe the execution sequence of the instruction.

Instruction Cycle contain 2 sub cycle.

1) Fetch cycle

2) Execute cycle

Decode

Execute



### Fetch Cycle

The Objective of Fetch cycle is to Fetch the

Instruction From Memory to CPU. [MEM to CPU(IR)]

At the End of Fetch Cycle Program Counter[PC] is update then PC Denotes the Next Instruction Starting Address.




In Is storting address of Next Instruction (Iy).

## Execute Cycle


To Process (to execute) the Fetched Instruction.






CAO (como)

AC < M (SOUD)



#### Steps in Instruction Cycle






#### Fetch Cycle



- At the beginning of each instruction cycle the processor fetches an instruction form memory
- The program counter (PC) holds the address of the instruction to be fetched next
- The processor increments the PC after each instruction fetch so that it will fetch the next instruction in sequence
- The fetched instruction is loaded into the instruction register (IR)
- The processor interprets the instruction and performs the required action.






#### BASIC INSTRUCTION CYCLE

Instruction cycle with Interrupt Cycle: Next Inst. Fetch Cycle ExecuteCycle 3) Interrupt Cycle. Execute After Completion of current Instruction NO Execution, Interrupt will be Source





Instruction cycle with Interrupts

When Intersupt occus Durning the execution of the Instruction then its PUSH the PC [Program Counter) value into the Stack (as a Return addition) of Control transfer to ISR.

PC value

OR a

Return

address

Tox(Top of the)

STACK

Stack

# (1) Word Addressable

Cells

(cell=1 word)

[32bit)

(32 bit)

(35Pit) TMOSED

(32bit)

#### MEMORY

# (2) Byte Addressable

Sbit (18)

8bit (18)

8bit (18)

8bit

8bit

8bit

8bit

8bit

8bit = IByte

I Word Size = 32bit

IB its wood Addressable IB its Byte Address
then I cell = 8 bit

1 Cell = 32 bits


Cello 32bit
Cello 32bit

1 Cell = 8 bit I cell = 8 bit (TBHE) 8bit = LByte

he know

In 1 kilo = 1000 metar

5600 meter = 5.6 km



Q.1

Consider the following program segment execute on [4 Marks] Hypothetical processor.

Assume that program is stored in the memory address 1000(Decimal) onwards. During the execution of I<sub>6</sub> what could be value present in the Program counter. Assume that word size is

32 bit & memory is Byte Addressable?

		iory is by to	
	Instruction	Size (in words)	1000, 01,02,02, 04,05,06,1007 = 325H -4Byte
1000-100	o7 I1,	2	1000, 01,02,03, 04,05,06,1007 = 4134te
1008-101	4	1	Durnity Execution of IG
1012-101	5 I <sub>3</sub> ,	1	Thind > 12 Pale
TOTE-TO54	-4/	3	JAINIA 7 17 KANE
1028-103	I <sub>5</sub>	1	Starting adolesess of Next (Iz
1032-1039	I <sub>6</sub> ,	2	
101.			

Consider the following program segment execute on

[4 Marks]



Hypothetical processor.

Assume that word size is 32 bit & memory is word addressable.

The program is stored in the memory at address 100@Decimal)

onwards. During the execution of I<sub>5</sub>. What could be value present

in the pro	gram counter?	When	Is executive theope will
Instruction	n Size (in words)		e Stouting address of Next
$I_1$	2	1000 - 100T	1000 I, (3264 Inst
$I_2$	1	1002	1001 II 1002 I2
$I_3$	1	1003	1003 I3
$I_4$	3	1004-1005-1006	1004 7 Tu
$(I_5)$	1	1007	1006 JI
$I_6$	2	1008 1009	1008) IG
$I_7$	1	1010	1009 FG

# Q.

#### Consider the following Program Segment for a hypothetical CN.

Instruction	Meaning	Instruction size (in words)		+ Execute
$I_1$ MOV $r_0$ , 2000	$r_0 \leftarrow M[2000]$	3	3×3 +	
I <sub>2</sub> MOV r <sub>1</sub> , 3000	$r_1 \leftarrow M[3000]$	3	3×3 +	4 = 13
$I_3$ MUL $r_0$ , $r_1$	$(r_0 \leftarrow r_0 * r_1)$	1	1+3+	6 = 9
I <sub>4</sub> MOV 6000, r <sub>0</sub>	$M[6000] \leftarrow r_0$	3	3×3 +	4 = 13
HALT	Machine Halt	1	1*3+	= 3

Let the Clock Cycle required for various operation be as follows: Instruction Fetch & Decode: 3 clock cycle per word

- MUL with both operand & stored in register: 6 Clock Cycle.
- Register to/from memory transfer: 4 clock cycle
   The total number of clock cycle required to execute the program is

Q.

Consider the following program segment for a hypothetical CPU Having three users registers R1, R2 and R3.

	P
	W
2	Markal

(oarka)	Ins
I	MOV
$I_2$	MOVR
I3	ADD F

Instruction	Operation	1	nstruction size (in words)
MOV R1, 5000	R1 ← Memory[5000]	2	1000 - 1001
MOVR2, (R1)	$R2 \leftarrow Memory[(R1)]$	1	1002
ADD R2, R3	R2 ← R2 + R3	1	1003
MOV 6000, R2	Memory [6000] ← R2	2	(100y)-1005
HALT	Machine Halts	1	1006.

Consider that the memory is word addressable with size 32 bits and the program has been loaded starting from memory location 1000 (decimal). If an interrupt occurs during the ADD instruction, what will be the return address pushed on to the stack

(a) 1007

(b) 1004

(c) 1005

(d) 1016

Explanation

(3)

Interset occur Durning the Execution of ADD Instr ( I 3 When Is Feten Refuse the Execution them

PC having Iy Starting Address.

90 PC Value = 1004

When Interrupt occur Durning execution of Iz then its Push the PC value [1004] into the stack as a Return address.

		•
n		ı
ч	9	1
Z	7	
	Q	Q.

@1007

@ 1024


(d) 1028

Consider the following program segment for a hypothetical CPU

Having three users registers R1, R2 and R3.

[GATE-2 Marks]

Instruction	Operation	lı	nstruction size (in words)
MOV R1, 5000	R1 ← Memory[5000]	2	1000 - 1007
MOVR2, (R1)	$R2 \leftarrow Memory[(R1)]$	1	1008 -1011
ADD R2, R3	R2 ← R2 + R3	1	1012 -1015
MOV 6000, R2	Memory [6000] ← R2	2	1016 - 1023
HALT	Machine Halts	1	(1024)-1027



Consider that the memory is Byte addressable with size 32 bits and the program has been loaded starting from memory location 1000 (decimal). If an interrupt occurs while the CPU has been halted after executing the Month instruction,

the return address (in decimal) saved in the stack will be

(a) 1007

(b) 1020

(C) 1024

(d) 1028

0	
Ų	ġ.

Consider the following program segment for a hypothetical CPU Having three users registers R1, R2 and R3.

(D)
L.
W

GATE-

Instruction	Operation	Instruction size	(in words) FAD	+ EX	ecw	2
MOV R1, 5000	R1 ← Memory[5000]	2	2×2	+3	=	7
MOVR2, (R1)	R2 ←Memory [(R1)]	1	1 X 2	+3	-	5
ADD R2, R3	$R2 \leftarrow R2 + R3$	1	1*2	+L	11	3
MOV 6000, R2	Memory [6000] ← R2	2	2*2	+3	11	7
HALT	Machine Halts	1	1×2	+0	+	2

Let the clock cycles required for various operations be as follows:

Register to/from memory transfer:

Clock cycles.

ADD with both operand in register

Clock cycle

Instruction fetch and decode:

2. Clock cycles per word.)

The total number of clock cycle required to execute the program is

(a) 29

6) 24

(c) 23

(d) 20



#### COMMON DATA QUESTION (5 - 7)



Consider the following program segment, Here R1, R2 and R3 are the general purpose register.

Instruction	Operation	Instruction size (no. of words)
MOV R1, (3000)	R1←M[3000]	2 1000 - 1007
LOOP:		1000 7
MOV R2, M[R3]	R2←M[R3]	1 1008 - 1011
ADD R2, R1	R2←R1 + R2	1 1012 - 1015
MOV (R3), R2	M[R3] ←R2	1 1016 - 1019
INC R3	R3←R3+1	1 , 1020 - 1023
DEC R1	R1←R1-1	1 [1024]-1027
BNZ LOOP	Branch on not zero	2 1028 - 1035
HALT		Stop

Assume that the content of memory location 3000 is 10 and the content of the Register R3 is 2000. The content of each of the memory locations from 2000 to 2010 is 100. The program is loaded from the memory location 1000. All the Numbers are in decimal.

Q.7

Assume that the memory is byte addressable and the word size is



32 bits. If an interrupt occurs during the execution of the instruction "INC R3", what return address will be pushed on to

the stack? [2 marks]

(a) 1005

(b) 1020

(c) 1024

(d) 1040

