## **COMPUTER SCIENCE**




Computer Organization and Architecture

Machine Instruction and Addressing Modes

Machine Instruction

Lecture\_02







Machine Instruction

Instruction Set Architecture



## Memory Concept

Memory: Byte Add oersable

Processor: Dota Born is word

Multiple Cell Accessing is Required Parallely.

16 bit Processor (3)

@ 32 bit Processor.



Endian Mechanism

Lower Address Contain US Higner Address Contain HB.

1) Little Endian

3 2 1 0 Address
3 2 1 0 Byte Storage

2 Rig Endian

3 2 1 0 Add 5228

(es) 32 bit Processor.

Lower Byte, 13 22 45 (21)

Store Memory Cocation 500.

Little Endion

500	21
50)	17
205	22
503	12

503	502	501	500
13	22	45	21

Endian

500	13
501	22
205	45
503	2

503	302	50	200
21		22	

# Instruction

Instruction is a binary code (Sequence of bit) which is designed inside the processor to perform some operation.





OPCODE => operational Gode.

Type of operation.

(B) IB obcode is 2 bit them 500 ADD 2=34 operation Performed. 510 Ink

If obcode is

3bit them 23

3bit them 23

3 beganism beganner

OOL THUND THE HOLD ON ON THE PORT OF THE P





(Note) n bit optode con Represent 2° operations

OPERAND : > DATA'

OPERAND Reference (Address field): Address of the openand.

(eg) IB Memory is LKB then # Address bit = [log\_21kB] @ 210 = 10bit

# n bit Address line (Field)

Word

2 Words.

2 bit A.L 2 Words = 32k Words ) 30kw then 15 bit Byte Addressable.

@ 15 bit A.L

or 2" Bute = (32 k B)
IT saks them (5 bit)

### Instruction Representation



- Opcodes are represented by abbreviations called mnemonics
- Examples includes:
  - ADD Add
  - SUB Subtract
  - MUL Multiply
  - DIV Divide
  - Load data from memory
  - STORE Store data to memory
- Operands are also represented symbolically
- Each symbolic opcode has a fixed binary representation



- Instruction format

OPCODE Address (AF)

opeode (Mnemonies): Type of operation Instruction Supported

(B) It opcode is 4 bit

then Total Number at = 2 = 16 operation.

Operation Instruction

$$10^{3} = 1 \text{K} = 2^{20}$$
 $10^{6} = 1 \text{K} = 2^{20}$ 
 $10^{6} = 1 \text{K} = 2^{20}$ 
 $10^{9} = 1 \text{K} = 2^{20}$ 

$$Lbit = 2^{1} = 2$$

$$2bit = 2^{2} = 4$$

$$3bit = 2^{3} = 8$$

$$4bit = 2^{4} = 16$$

$$5bit = 2^{5} = 32 (17-32)$$


$$6bit = 2^{6} = 64 (32-64)$$


$$7bit = 2^{7} = 128 (65-128)$$

$$8bit = 2^{8} = 256$$

$$9bit = 2^{9} = 512$$

$$10bit = 2^{10} = 1024 (1k)$$





(Q.4) If Processor has 26 Registers
than # bits Required in
Reg AF = (56it) Are

186it A.F.= 186it Ang

OP: Opcode.

AF: Address bield | Address Trestruction

XUATIVAF X OP AFI AF2 AF3 ADD R. R2 R1 FR + R2

2AI 2AF OP AFI AF2 AF2 ADD R. R2 R1 R1 + R2

2AI 2AF OP AFI AF2 AF2 ADD R. R2 R1 R1 + R2

LAI LAF

OAT OAF

OP AFI

OPCODE

ADD RL

ACEAC+RL

ADD.

Stack.





MUL

OPCODE Destination Sources Source 2

ALU operation

### Elements of a Machine Instruction



#### Operation Code (opcode)

Specifies the operation to be performed. The operation is specified by a binary code, known as the operation code, or opcode.

### Destination

#### **Result Operand Reference**

The operation may produce a result

#### Source Operand Reference

The operation may involve one or more source operands, that is, operands that are inputs for the operation

#### **Next Instruction Reference**

This tells the processor where to fetch the next instruction after the execution of this instruction is complete

### Instruction Representation



- Within the computer each instruction is represented by a sequence of bits
- The instruction is divided into fields, corresponding to the constituent elements of the instruction

e
е

# Consider a Hypothetical Processor which support 128 byte memory and instruction length is 16 bit.



- (i) If 2AF(2AI(Address Instruction) same size) is used then How many total number of operation supported (formulated)?
- (ii) If 1AF (Address field) is used then how many total number of operation supported formulated?



2AI/2AF





OPCODE = 
$$16 - (7+7)$$
  
=  $16 - 14 = (26) +$ 



Total # operation = 29 = 512 operation Instru

(SwmI)

Asking maximum 4 Minimum aperation? 2AI/2AF





Minimum operation = 1 Maximum operation = 4



Minimum operation = 1 Maximum operation = 512.

.

Q.

A Hypothetical Processor support 100 different operation and 3 address memory field (same size). Instruction is stored in 1 MB memory. Then what is the length of the instruction?



100 operation

then opcode = 7 bit

Memory Size = LMB = 20 Byte then A.F=20 bit

### **Machine Instruction Characteristics**




- The operation of the processor is determined by the instructions it executes, referred to as machine instructions or computer instructions
- The collection of different instruction that the processor can execute is referred to as the processor's instruction set (ISA)

ADD, OR, AND, NAMD, XOR, INC. MOV, STORE SUB, DIV, MUL.

OP: Opcode.

AF: Address bield | Address Trestovction



### Instruction Set Architecture Classification



Stack organization.

Single accumulator organization.

General register organization.

#### Instruction Set Architecture



CUP Organization is classified into 3 types based on the availability of ALU Operand (Data) (AF: Address field or AI: Address Instruction)

- 1 Stack-CPU [OAF] Stack Based on (Stack -CPV)
- 2. Accumulator-CPU [1AF] Accumbator Baged ong [AC-CPU]
- General Register organization
  - i. Reg-Memory reference CPU [2AF]
  - ii. Reg-Reg reference CPU [3AF]

Consider a Hypothetical CPU which supports 110 instruction, 50 registers and 512KB memory space. Instruction contain 2 register operands, Memory operands and 13 bit Immediate constant fields. (Program contain 300 instruction.) Memory storage space required in Bytes to store the program is 110 operation = opcode = 7 bit

OPCODE REJAF REJAF MEMAF Immedia 76+ 66it 66it 196it 136it 1 Instruction length(size) - 7+6+6+ 19+13 = (51 bits)

so Registee → Reg AF = 6 bit

1 Instruction Size = 7 Byte

Program having = 300 Instr

Program Size = 7x300 = (2100 Byte)



Consider a processor which contain the following pin structure



$$AD_0 - AD_{23}$$
,  $A_{24} - A_{39}$ 

Processor contain 250 register instruction is designed with 4 fields i.e OPCODE, register address, memory address and 16 bit immediate field.


Processor support 180 instruction (operation). A program contain 400 instruction then how much space is required for

the program

(i) In Byte? Mom AF : Ao - A39
Mem AF = 40 bit

(ii) Words?

Word length = ADo - ADo3



400 Instr Program Contain

Podgram Size - 400x9

Program Size in Words

3 Byte = 1 Words So 9 Byte = LIngton Size - 3 Woods.

| word = 24 bit

GBE 3Woods

OPCODE AF, AF2 AF3 Immediate

AF Register AF
Memory AF

Immediate: Constant.

#### Note:



#### Immediate field is n bit

Unsigned Range =  $(0 \text{ to } 2^n - 1)$ 

Signed Range = 
$$-(2^{n-1})$$
 to  $+(2^{n-1}-1)$ 

#### Example

If immediate field is 4 bit


Then unsigned range =  $(0 \text{ to } 2^4 - 1) \Rightarrow 0 \text{ to } 15$ 

Signed Range = 
$$-(2^{4-1})$$
 to  $+(2^{4-1}-1)$ 

$$-(2)$$
  $+(2)$   $-1)$   $(-8)$   $+7)$ 



A machine has a 32-bit architecture, with 1-word long instructions. It has 64 registers, each of which is 32 bits long. It needs to support 45 instruction, which have an immediate operand in addition to two register operands. Assuming that the immediate operand is an <u>unsigned integer the maximum</u> value of the immediate operand is \_\_\_\_\_. [GATE-2014 (Set-1)]



Q.y

A processor has 40 distinct instructions and 24 general purpose, registers. A 32-bit instruction word has an opcode, two register operands and an immediate operand. The number of bits available for the immediate operand field is

#### [GATE-2016 (Set-2)]



Consider a processor with 64 registers and an instruction set of size twelve. Each instruction has five distinct fields, namely, opcode, two source register identifiers, one destination register identifier, and a twelve-bit immediate value. Each instruction must be stored in memory in a byte-aligned fashion. If a program has 100 instructions, the amount of memory (in bytes) consumed by the program text is \_\_\_\_.

[GATE-2016 (Set-2): 2Marks]

