

COMPUTER SCIENCE

Computer Organization and Architecture

Machine Instruction and
Addressing Modes

Machine Instruction

Lecture_03



Vijay Agarwal sir



**TOPICS
TO BE
COVERED**

- o1 Instruction Set Architecture**
- o2 Expand Opcode Technique**

Instruction

OPERAND \Rightarrow DATA



AF

Opcode \Rightarrow Operational Code

Memory LMB = 2^{20} Byte

\hookrightarrow Type of operation. So MemAF = 20 bit.

n bit opcode can perform 2^n operation.

(a)

2bit opcode

00 \rightarrow ADD

01 \rightarrow OR

10 \rightarrow AND

11 \rightarrow MUL

$2^2 = 4$ operation.

Q) a 16 bit Instn placed in 2kB memory having only AF
 then How many Total # operation Can be supported

Soln



$$2\text{KB} = 2^12^{\text{10}}\text{B} = 2^{\text{11}}\text{Byte}$$

A.F = 11 bit

$$\text{Total } \# \text{ operation} = 2^5 = \underline{32 \text{ operation}}$$

$$\text{Min } \# \text{ operation} = 1$$

$$\text{Max } \# \text{ operation} = 32$$

Instruction Format

Next Instⁿ Addresses Bit 6th
that we have PC Register so YAI Not
Used.

YAI/YAF OP | AF₁ | AF₂ | AF₃ | AFY

Ref. CPU:

3AI/3AF	OP AF₁ AF₂ AF₃	ADD R ₁ R ₂ R ₃ ;	R ₁ ← R ₂ + R ₃
2AI/2AF	OP AF₁ AF₂	ADD R ₁ R ₂ ;	R ₁ ← R ₁ + R ₂

AC-CPU

1AI/1AF	OP AF₁	ADD R ₁	AC ← AC + R ₁
---------	---	--------------------	--------------------------

STACK-CPU

0AI/0AF	OPCODE	ADD	Stack.
---------	--	-----	--------

Machine Instruction Characteristics

- The operation of the processor is determined by the instructions it executes, referred to as machine instructions or computer instructions
- The collection of different instruction that the processor can execute is referred to as the processor's instruction set (**ISA**)

Instruction Set of 20.


20 distinct operation/Instructions

OPCODE = 5 bit


$$2^4 = 16$$

$$5 \text{bit} = 2^5 = 32 \quad (17-32)$$

$$[0-7] \Leftarrow 8 = 2^n = 3\text{ bit}$$



$$16 = 2^n = 4\text{ bit}$$



Memory Starts from '0'


n bit A.L Represent 2^n Memory Cells.

Range (0 to $2^n - 1$)

Instruction Format

Operating System

Process Concept



Process in Memory.

Instruction Set Architecture Classification

- ① Stack organization.
- ② Single accumulator organization.
- ③ General register organization.

Instruction Set Architecture

CPU Organization is classified into 3 types based on the availability of ALU Operand (Data) (AF: Address field or AI: Address Instruction)

- ① Stack-CPU [0AF]
- ② Accumulator-CPU [1AF]
- ③ General Register organization
 - i. Reg-Memory reference CPU [2AF]
 - ii. Reg-Reg reference CPU [3AF]

Stack Organization

- In Stack Based org ALU operation are performed Only on Stack Data.
- So Both the operand (DATA) Must be Present (Required) in the Stack & After the Processing Result is also stored in the Stack .
- Stack is a part of Memory Which is initialized by (Stack Pointer) SP Register .
In the Stack Insert & Delete operation are take place at Same [One] end
Called Top of the Stack [TOS], so it become Default Location .

Stack Organization

Convertible
Instⁿ format

OPCODE

Type of
operation

ALU operation \Rightarrow ADD

① PUSH A



② PUSH B




③ ADD

Pop Pop + =


3 mk Instⁿ
(STACK - CPU)

Destination Source 1 Source 2

TOS \leftarrow TOS + TOS



Stack Organization



Stack Organization

@8

$$(x * y) + z$$


How Many Machine Instn Required to execute Using STACK - CPU ?

I₁


PUSH X

I₂


PUSH Y

I₃

MUL

I₄

PUSH Z

I₅

ADD

5 M_k Instn Using (STACK - CPU)

Stack Organization

In Stack Based org (Stack -CPU) only ALU operation
are O Address Instruction & Data transfer Distrn/operation
[PUSH & POP] are Not OAI [O Address Instruction].

Stack Organization

Q.

Consider a 32 bit Hypothetical Processor which use STACK-CPU. Which support 1 Word opcode and 24 bit address following statement is executed on a STACK-CPU (Stack is Initially Empty)

$$X = (A + B) \times (C + D)$$

Q.(i)

How many Machine Instruction are required using Stack-CPU?


P
W

$$X = (A + B) * (C + D)$$

I_1 : PUSH A

I_2 : PUSH B


I_3 ADD



I_4 PUSH C


I_5 PUSH D

I_6 ADD



I_7 MUL

I_8 POP X;



$$X = (A + B) * (C + D)$$

8 m/c Instrn [STACK-CPU].

Q. (ij)

How much Memory space is required for the program in Byte?

P
W

32 bit Processor.

Soln

1 Word = Opcode

Opcode Size = 1 Word
= 32 bit

OPCODE = 4 Byte

Address = 24 bit

AF = 3 Byte

I ₁	PUSH A	4B + 3B	= 7B
I ₂	PUSH B	4B + 3B	= 7B
I ₃	ADD	4B	= 4B
I ₄	PUSH C	4B + 3B	= 7B
I ₅	PUSH D	4B + 3B	= 7B
I ₆	ADD	4B	= 4B
I ₇	MUL	4B	= 4B
I ₈	POP X	4B + 3B	= 7B

47 Byte
Ans

Q. (ii)

What is the status of the Stack at the end of program execution?

P
W

Soln


Empty

Bc2
$$X = (A+B) * (C+D)$$

Stack Organization

$$X = (A + B) \times (C + D)$$

I ₁ :	PUSH	A	TOS $\leftarrow A$
I ₂ :	PUSH	B	TOS $\leftarrow B$
I ₃ :	ADD		TOS $\leftarrow (A + B)$
I ₄ :	PUSH	C	TOS $\leftarrow C$
I ₅ :	PUSH	D	TOS $\leftarrow D$
I ₆ :	ADD		TOS $\leftarrow (C + D)$
I ₇ :	MUL		TOS $\leftarrow (C + D) \times (A + B)$
I ₈ :	POP	X	M[X] $\leftarrow TOS$



8 Machine Instruction Required (Stack-CPU)

Single Accumulator Organization

- In the Accumulator Based, first ALU operand Required in the Accumulator, second ALU operand either Present in Register **or** Present in Memory.
- After the Processing Result is Stored in Accumulator **or** Accumulator is Used as Destination.
- In the Processor Only 1 Accumulator is Present So No Need to explicit Mention the Address.

Single Accumulator Organization

Instn format:



Type of operation

(i) ALU operation :

(ii) Data transfer operation

Destination

AC

Source 1

AC

Source 2 .

Ref / Mem .

Destination

Ac

Source .

Mem

[Memory Read]

LOAD

Mem

Ac

[Memory Write]

STORE

ALU operation

(i) ADD RL

$$AC \leftarrow \underline{AC} + RL$$

(Destⁿ) [S₁] [S₂]
AC Reg

② ADD [6000]

$$AC \leftarrow AC + M[6000]$$

(Destⁿ) S₁ S₂ (MEM)
AC (AC)

Data transfer operation

① LOAD [7000]

$$AC \leftarrow M[7000]$$


Destⁿ (AC) Source(MEM)

② STORE [9000]

$$M[9000] \leftarrow AC$$

Destⁿ (Mem) Source (AC)

Single Accumulator Organization



Single Accumulator Organization

(e) $(A + B)$

A & B Variable in
the memory. # M/c Inst?
Using AC - CPU ?

I_1 : LOAD A; $AC \leftarrow M(A)$

I_2 : ADD B; $AC \leftarrow AC + M(B)$

2 Machine Instn [AC - CPU].

(e) $(x * y) + z$ Using AC - CPU?

I_1 LOAD X; $AC \leftarrow M(X)$

I_2 MUL Y; $AC \leftarrow AC * M(Y)$

I_3 ADD Z; $AC \leftarrow AC + M(Z)$

3 M/c Instn [Using AC - CPU].

Q3

$$X = (A+B) * (C+D)$$

A, B, C, D & X are the Variable in the Memory

- (i) How many Machine Instruction (m/c Instⁿ) are required to evaluate Using AC-CPU org.?
- (ii) How Many Spills are Required ?

I₁ : LOAD A; AC $\leftarrow M[A]$

To store intermediate Result in memory.

I₂ : ADD B; AC $\leftarrow AC + M[B]$

I₃ : STORE T; M[T] $\leftarrow AC$

M[T] $\leftarrow (A+B)$ 

I₄ : LOAD C; AC $\leftarrow M[C]$

I₅ : ADD D; AC $\leftarrow AC + M[D]$

I₆ : MUL T; AC $\leftarrow AC * M[T]$

I₇ : STORE X; M[X] $\leftarrow AC$

(i) 7 m/c Instⁿ (AC-CPU)

(ii) 1 Spill Required.

7M/c Instⁿ (AC-CPU)

∴

Single Accumulator Organization

$$X = (A + B) \times (C + D)$$

I ₁ :	LOAD	A	AC $\leftarrow M[A]$
I ₂ :	ADD	B	AC $\leftarrow AC + M[B]$
I ₃ :	STORE	T	<u>M[T] $\leftarrow AC$</u>
I ₄ :	LOAD	C	AC $\leftarrow M[C]$
I ₅ :	ADD	D	AC $\leftarrow AC + M[D]$
I ₆ :	MUL	T	AC $\leftarrow AC \times M[T]$
I ₇ :	STORE	X	M[X] $\leftarrow AC$

7 Machine Instruction Required (AC-CPU)

General Register Organization

(Register file)

Based on the Number of Register Supported by the Processor
this Arch. is Divided into 2 Type.



- ① Register - Mem Ref.
- ② Ref - Register Ref.

(The Number of Register supported
by the Processor Denoted by Register
file.)


General Register Organization

① Register - Memory Ref.

This Arch. Support Less Number of Register, therefore Register file Size Small.

Instⁿ formed





③ $(x * y) + z$. Reg-Mem Ref.

$I_1: \text{MOV } r_0 \ X; r_0 \in M[X]$

$I_2: \text{MUL } r_0 \ y; r_0 \leftarrow r_0 * M[y]$

$I_3: \text{ADD } r_0 \ z; r_0 \leftarrow r_0 + M[z]$

3 m/c Instn (Reg-Mem Ref)

④ A+B. Using Reg-Mem.

$I_1: \text{MOV } r_0 \ A; r_0 \in M[A]$

$I_2: \text{ADD } r_0 \ B; r_0 \leftarrow r_0 + M[B]$

2 m/c Instn (Reg-Mem).

$$X = (A + B) * (C + D)$$

A, B, C, D & X are Variable in the memory
How Many Instrn Using Reg-Mem CPU?

I₁: MOV γ_0 A; $\gamma_0 \in M[A]$

I₂: ADD γ_0 B; $\gamma_0 \in \gamma_0 + M[B]$.

I₃: MOV γ_1 C; $\gamma_1 \in M[C]$

I₄: ADD γ_1 D; $\gamma_1 \in \gamma_1 + M[D]$

I₅: MUL $\gamma_0 \gamma_1$; $\gamma_0 \in \gamma_0 * \gamma_1$

I₆: MOV X, γ_0 $M[X] \leftarrow \gamma_0$

6 mk Instrn (Reg-Mem Ref).

∴

General Register Organization

Ref - Mem Ref:

$$X = (A + B) \times (C + D)$$

I ₁ :	MOV	R1, A	R1 $\leftarrow M[A]$
I ₂ :	ADD	R1, B	R1 $\leftarrow R1 + M[B]$
I ₃ :	MOV	R2, C	R2 $\leftarrow M[C]$
I ₄ :	ADD	R2, D	R2 $\leftarrow R2 + M[D]$
I ₅ :	MUL	R1, R2	R1 $\leftarrow R1 \times R2$
I ₆ :	MOV	X, R1	M[X] $\leftarrow R1$

6 Machine Instruction Required (Reg-CPU)

Reg - Reg Ref CPU. (RTSC).

In this Arch. it Support More Number of Register.

Instn format

OPCODE	AF1	AF2	AF3
--------	-----	-----	-----


ALU operation:

Destn Source 1 Source 2

Reg Reg Reg

Note

In this Arch ALU Operand always Required in the Register.



③ (x * y) + z. : How Many M|C Instrn Using Reg Reg Reg.

I₁: LOAD r₀ X; r₀ ∈ M[X]

I₂: LOAD r₁ Y; r₁ ∈ M[Y]

I₃ MUL r₂ r₀ r₁; r₂ ∈ r₀ * r₁

I₄ LOAD r₃ Z; r₃ ∈ M[Z].

I₅ ADD r₄ r₂ r₃; r₄ ∈ r₂ + r₃

5 M|C Instrn (Reg. Reg CPU).

④ (A + B) Using(Reg-Reg)

I₁: LOAD r₀ A; r₀ ∈ M[A]

I₂: LOAD r₁ B; r₁ ∈ M[B]

I₃ ADD r₂ r₀ r₁; r₂ ∈ r₀ + r₁

3 M|C Instrn (Using Reg-Reg).

$$X = (A + B) * [C + D]$$

Reg-Reg CPU . ?

RISC Instructions

$$X = (A + B) \times (C + D)$$

LOAD	R1, A	$R1 \leftarrow M[A]$
LOAD	R2, B	$R2 \leftarrow M[B]$
LOAD	R3, C	$R3 \leftarrow M[C]$
LOAD	R4, D	$R4 \leftarrow M[D]$
ADD	R1, R1, R2	$R1 \leftarrow R1 + R2$
ADD	R3, R3, R2	$R3 \leftarrow R3 + R4$
MUL	R1, R1, R3	$R1 \leftarrow R1 \times R3$
STORE	X, R1	$M[X] \leftarrow R1$

**THANK
YOU!**

