
COMPUTER SCIENCE



Computer Organization and Architecture

Introduction of COA

Lecture_01







Introduction of COA

102 Instruction Cycle

GATE COA Syllabus

Pw

- Introduction of COA
- Instruction format & Addressing mode

(9-11 marks)

- ALU, Datapath & Control Unit
- Floating point Representation
- Cache Memory [2-4m]
- Pipelining [2-3 marky]
 - Secondary Memory & I/O Interface

Introduction of COA



- Introduction
- Components of Computer
- Types of Registers
- Instruction cycle
- Memory Concept
- Byte & word addressable
- System Bus

Introduction format & Addressing mode



- Instruction concept
- Machine Instruction
- Instruction format
- Expand opcode technique
 - Addressing modes concept
 - Types of addressing modes
 - ISA

ALU, Datapath & Control unit



- Data path
- Micro Instruction
- Micro Program
- Control Unit Design

Cache Memory





- Memory Concept
- Types of Memory Organization
- Cache Memory
 - Cache Organization *
 - Mapping Technique
 - Replacement Algorithm /
 - Updating Technique & Multilevel Cache

50t marks

Pipelining





- Pipeline concept
- Pipeline Types
- Performance Evaluation
- Dependencies in pipeline
 - Structural Dependency
 - Data Dependency
 - Control Dependency
- Pipeline Hazards


Secondary Memory & I/O Interface





- Disk Concept
- Disk Structure
- Disk Access time
- I/O Interface & its type


Books

- Carl Hamacher
- William Stallings
- Morris Mano
 - JP Hayes











111+ Pya's

Solved in the class.

Box General Pull PSU Question

- @ cc with Enjoying (chamba) Concept
- (b) CC (Coystal clear)
- @ C [Clean]
- (d) Doubt

Anly 12th Pars Prz Donit Mind

Computer Generation

	TS+	IInd	III	IV & In Gen.
	1942-1955	1955-1964	1965-1974	1974 - Resent
Component	Vaccumetube	Transista	Ic (Integrated) Chib	VISILE ULSI (very large Scale Integration)
	Machine Machine	Assembly	H.L.L & oop's	Scall Integration Opp's, RDBMS FAI & ML
JOHS TE	- 1 1 1 · · ·			11+41.


The First Digitial Computer INAS ENIAC in 1943. Electronic Nermerical AND Integrator Computer.

CO (Computer) Architecutre (Computer Organization)

Internal Design

HOW!





[Computer Architecture] It deals with

- Instruction
- Addressing Mode
- ALU
- Pipeline (Internal Design)

[Computer Organization] It deals with

How various memory & I/O
(Input Output) interact with
System (Memory Organization
I/O organization)



COA

Computer Architecture is a those Attribute Which is

Visible to the Programmes.

(3) - Instruction format

(es) > Number of bit Required to Represent the Dada

(e) L) Addressing Mode

(Note) Intel X86 shale the Same Architecte but organization is Dibbelent

Compiler organization Deals (How) the Features are implemented.


Intel X86

Same Mochitecture

But againstation is


Different (How features are Implement that is Different)


Component of the computer.



Component of Computer







(1) PC [Program Counter]: Contain the Starting address of the Next Instruction to be Executed (Fetched)

AR MAR [Memory Address Register]: Hold the Memory Address used for Read write operation.

3) DATA

DR/MDR/MBR [Memory Buffer Register]: Hold the Instruction (or)

Data.

...

(y) IR (Instruction Register): Heat Contain the Instruction Which is Currently executed by the CPU.

WHY IR? Because Instruction format is Redefined in IR.

- (5) AC [Accumbator]: Contain the temporary Result of ALU operation (or) First operand of the ALU operation.
 - 6 GPR [General Purpose Register]
 - 3 SP[Stack Pointer]
 - (8) PSW (Boogram Status Ward)

WHY MAR ? -> Connected to Ai of the BUS

WHY MBR ? -> Connected to 'DL' of the Bus.

System Address
System Address

Line (AL)
Desta line (DL)
Hantalline (C.L)

PC[Program Counter]: PC contain the Starting Address of the Next Instruction to be fetch (Execute).




MAR[Memory Address Register]: That contain the address of Memory location used for either Read or Write Operation.

MBR[Memory Buffer Register]:

That contain Instruction & Data

Or

MDR[Memory Data Register]



IR (Instruction Register): That contain the Instruction currently being Executed by the CPU.



AC[Accumulator]:

That contain temporary Result (or) first


Operand (DATA) of ALU operation


Example: ADD[4000] $AC \leftarrow AC + M(4000)$


GPR [General Purpose Register]: That is used for process the data.

PSW(Program Status Register)/ It store the status of the ALU Result Flag Register:

Stack Pointer (SP Register): Contain the TOS (Top of the Stack) address.








Component of Computer



- (1) CPU
- (2) Memory
- (3) Input/output



Instruction Cycle



The Process Required for each Instruction Execution.



Instruction cycle Describe the Execution Sequence of the Instruction.

Instruction cycle Contain 2 Sub cycle.

- 1) Fetch Cycle
- 2) Execute cycle Decode

 Execute:

Instruction Cycle



The process required to execute the Instruction.

(or)

Instruction cycle describe the execution sequence of the instruction.

Instruction Cycle contain 2 sub cycle.

- 1) Fetch cycle
- 2) Execute cycle

Decode

Execute

Instruction Cycle




D Fetch Cycle: To Fetch [bring] the Instruction

H

From Memory to the CPU

The Memory to the CPU.

2 At the end of Fetch Cycle PC [Program Counter) is incremented



MEM to CPU(IR)




1000 (I): LOAD [5000]

ACEM[5000]

LOAD: Read

STORE: Worker





1000 (I) LOAD (5000)

AC = M(5000)

Instruction Cycle





2) Execute cycle: The objective of the execute Cycle 18 to Execute (to Process) the Fetched Instruction.


Execute Decoding (Analysis of the Instruction specialism)

Cycle Execution

Steps in Instruction Cycle










Fetch Cycle



- At the beginning of each instruction cycle the processor fetches an instruction form memory
- The program counter (PC) holds the address of the instruction to be fetched next
- The processor increments the PC after each instruction fetch so that it will fetch the next instruction in sequence
- The fetched instruction is loaded into the instruction register (IR)
- The processor interprets the instruction and performs the required action.






BASIC INSTRUCTION CYCLE

Instruction cycle

- 1) Fetch cycle
- 2) Execute cycle
- 3 Interrupt cycle. Unusual Event



Interrupt cycle: When cru encounter the Interrupt them

After binishing the current Instruction

Execution, Interrupt will be sourced.

When CPU encounter the Interoript then it bush the pc value into the Stack as a Return address of Control transferred to ISR.

Return address STACK

& Control transfer to ISR.


WHY PC Value Stored in STACK.

PCHalue

STACK Work on LIFO It we use Queue.







Instruction cycle with Interrupts

