

COMPUTER SCIENCE

Computer Organization and Architecture

ALU & Control unit

Lecture_03



Vijay Agarwal sir





**TOPICS
TO BE
COVERED**

o1 Micro Operation

o2 Control Unit

Micro operation


Working of mux


Common Bus (Why Need of Common Bus?)

How the Data Transfer from ^{One} Register to Another Register

Working of Computer.

Bus System for four registers





Why R_{in} &
 R_{out} is
needed?


$R_A \rightarrow R_B$

$R_A \rightarrow R_B$


R_{Aout}, R_{Bin}

Design a Small Computer

4096 x 16 words





Basic computer registers and memory





How Computer is Working

$S_2 \ S_1 \ S_0$
 \overline{Q}
0 1 $\rightarrow Q(=PC)$ PC \rightarrow MAR





Basic computer registers connected to a common bus



Example of control timing signals.

How Data is Transferred ?

Register A to Register B

Why Rout & Rin is Need ?

Register output is Connected to MUX

then from MUX to Common BUS,

then Common Bus to Respective Register.

When Rout is Set to 1 then that Respective Register Data Load into MUX,
then MUX to Common BUS, then Common is Connected to ALL Registers,
the Register which have Rin is Set to 1 in that Register Bus Data is Loaded

③


$R_A \rightarrow R_B$; $R_{Aout} R_{Bin}$

$$R_{Aout} = L$$

then R_A DATA load to MUX then Common BUS,

& Now we get Control Signal $R_{Bin} = L$ then from the
Common BUS that Data Loaded in Register R_B .

Structure of Computer



Component of Computer

1. CPU , 2. Memory & 3. IO

Memory

ALU

Register

Timing Signals, Control signals

Flags(PSW)

Structure of Computer

①

Memory

②

CPU → [ALU, CU, Register]

③

I/O

✓PC

✓MAR

✓MBR


✓TR


✓AC

✓SP

✓PSW.

(Flag Register)





MAR | AR : [Memory Address Register] : it Contain the Addresses of memory

locations. it Connected to Address line of the System BUS.

MBR | MDR | DR : it Contain the Memory Content (Instⁿ & Data)
It is Connect to Data Line of the System BUS.

IR (Instⁿ Register) : Contain the Instruction Currently being executed by the CPU.

Structure of Computer

P
W

①


Memory

②


CPU → [ALU, CU, Register]

③

I/O



Flag Registry
(PSW)




- In the Processor some general purpose & some special purpose register are available. All the register are connected to a common ~~path called~~ Data ~~Internal/Local Bus~~ Path (Bus). Data Path is collection of functional units(ALU & MUX..)

Every Register has 2 switch Rin & Rout

R_{in}: R_{in} is set to 1, if the content of the bus loaded into Register R_i.

R_{out}: R_{out} is set to 1, the content from the register R_i will be placed on bus.

DATA PATH: MUX . ALU , BUS, Register
How they Powers, Path
of Processing.



Micro operation

In Fetch , Execute cycle
we have small -2 operation
called Micro Operation
(uoperation).

Computer ✓

Program .

Instruction

Instruction Cycle
↓
subcycle .

Fetch & Execute cycle

Micro Operations

The functional, or atomic, operations of a processor

- Series of steps, each of which involves the processor registers
- Micro refers to the fact that each step is very simple and accomplishes very little
- The execution of a program consists of the sequential execution of instructions

Each instruction is executed during an instruction cycle made up of shorter sub cycles (fetch, indirect, execute, interrupt)

The execution of each sub cycle involves one or more shorter operations (micro-operations)

Micro Operation

- Micro Operation is a elementary operation in the Hardware

Example: Register to register transfer operation is a one kind of micro operation.

- Micro operation Consume 1 cycle to complete the execution.
- Control Signal are required to execute the micro operation.

Machine Instruction: **MOV r₀, r₁**

RTL (Register Transfer Language): $r_0 \leftarrow r_1$

Micro operation: T₁: r₁out r₀in

MOV γ_0 γ_L

$\gamma_0 \leftarrow \gamma_L$


T₁ : $\gamma_{L\text{out}}$ $\gamma_{0\text{in}}$

eg) LGHz
Processor.


Cycle time $\propto \frac{1}{\text{Clock frequency}}$

Orde time $\propto \frac{1}{10} \text{ sec} \Rightarrow 10^{-9} \text{ sec.}$

Cycle time = 1 nsec.



Constituent Elements of a Program Execution




BASIC INSTRUCTION CYCLE

Micro Program (μ - Program)

- Sequence of Micro operation [μ operation] to perform

Some operation in the Hardware level is called microprogram.



The Fetch Cycle

- Occurs at the beginning of each instruction cycle and causes an instruction to be fetched from memory

(MEM to CPU(IR))

Four registers are involved:

- ① Memory Address Register (MAR)
 - Connected to address bus
 - Specifies address for read or write operation
- ② Memory Buffer Register (MBR)
 - Connected to data bus
 - Holds data to write or last data read
- ③ Program Counter (PC)
 - Holds address of next instruction to be fetched
- ④ Instruction Register (IR)
 - Holds last instruction fetched

Instruction Cycle

1000

T₁:


LOAD [4000]

P
W

(1) Fetch Cycle: Instruction Fetch.

Hardware Design(H/W Design)

AL: Address Line (BUS)
DL: Data Line (BUS)
CL: Control Line (BUS)



$T_1: PC \rightarrow MAR ; \quad PC_{out} \text{ MAR}_{in}$

$T_2: M(MAR) \rightarrow MBR, PC \in PC+L ; \quad MAR_{out} \text{ MBR}_{in}$

$\bar{T}_3: MBR \rightarrow IR ; \quad MBR_{out}, IR_{in}$.

Microprogram

T1: PC → MAR;

PC_{out} MAR_{in}

T2: M[MAR] → MBR;

MAR_{out} MBR_{in} System Bus


PC + I → PC

PC_{out} PC_{in} Local Bus

Increment

T3: MBR → IR

MBR_{out} IR_{in}



LD: Load

INC: Increment
(Binary counter)

CLR: Clear

tMAR	
MBR	
PC	0000000001100100
IR	
AC	

(a) Beginning (before t_1)

MAR	0000000001100100
MBR	
PC	0000000001100100
IR	
AC	



(b) After first step

MAR	0000000001100100
MBR	0001000000100000
PC	0000000001100101
IR	
AC	

(c) After second step

MAR	0000000001100100
MBR	0001000000100000
PC	0000000001100101
IR	0001000000100000
AC	

(d) After third step



Rules for Micro Operations Grouping

Proper sequence must be followed

MAR \leftarrow (PC) must precede MBR \leftarrow (memory)

T₁ PC \rightarrow MAR

T₂ M(MAR) \rightarrow MBR, PC \leftarrow PC + I.

Conflicts must be avoided

T₃: MBR \rightarrow DR

Must not read and write same register at same time

MBR \leftarrow (memory) and IR \leftarrow (MBR) must not be in same cycle




If Different Component are there then perform in Single Cycle (No Conflict)

MBR \leftarrow M(MAR) & PC \leftarrow PC + Increment

Done in One Cycle.

At the end of fetch cycle

Instruction is load from memory to CPU (IR Register)




Execute Cycle

- ① Decode the Instⁿ (WHAT OPCODE, How Many operand, Where are operand etc)
- ② Operand Address Calculation
- ③ Operand Fetch (Addressing Mode)
 - ④ Direct, Indirect, Rep Direct or any other

Data Processing
Result Store (WB)

...



Execute Cycle

I_i: ADD R₁, X

- ❑ Because of the variety of opcodes, there are a number of different sequences of micro-operations that can occur.
- ❑ Instruction decoding
 - ❖ The control unit examines the opcode and generates a sequence of micro-operations based on the value of the opcode
- ❑ A simplified add instruction:
 - ① ❖ ADD R₁, X (which adds the contents of the location X to register R₁)
 - ② ❖ In the first step the address portion of the IR is loaded into the MAR
 - ③ ❖ Then the referenced memory location is read
 - ④ ❖ Finally the contents of R₁ and MBR are added by the ALU
 - ❖ Additional micro-operations may be required to extract the register reference from the IR and perhaps to stage the ALU inputs or outputs in some intermediate registers

LOAD \Rightarrow Memory Read

STORE \Rightarrow Memory write


By Default AC

'AC' \leftarrow M[n]


M[y] \leftarrow 'AC'

Execute Cycle

- (a) ID Stage: Enable the Hardwire to perform the operation (Instruction Decode)
- (b) OF Stage: AM's (addressing mode) are required to access. (Operand Fetch)



Hardware Design



- ① T1:
- ② T2:
- ③ T3:


IR(Address field) → MAR:	IR_{out}	MAR_{in}
$M[MAR] \rightarrow MBR:$	MAR_{out}	MBR_{in}
$MBR \rightarrow AC/ALU$	MBR_{out}	AC_{in}/ALU_{in}

Suppose Example: Indirect AM

Load @4000

$$AC \leftarrow M[4000]$$

Address of
Effective Address



Microprogram:

- ① T₁: IR[Address] → MAR: IR_{out} MAR_{in}
- ② T₂: M[MAR] → MBR(EA): MAR_{out} MBR_{in} → getting EA (Effective Address)
- ③ T₃: MBR → MAR: MBR_{out} MAR_{in}
- ④ T₄: M[MAR] → MBR: MAR_{out} MBR_{in}
- ⑤ T₅: MBR → AC/ALU: MBR_{out} AC_{in}/ALU_{in}

System Bus

(RD)
WR

STORE	6000
-------	------

$M[6000] \leftarrow AC$

Address Line

MAR | AR

Data Line

MBR | MDR | DR

Control Line

Control] generated by
Signal Control Unit

Read $\Rightarrow \bar{RD}$ Control Signal to CL

Write | Store $\Rightarrow \bar{WR}$ Control Signal to CL.

Example:**Memory write**

Store [6000]


 $M[6000] \leftarrow AC$ **Micro Program** $T_1: AC \rightarrow MBR:$ $T_2: IR(Address) \rightarrow MAR$ $T_3: MBR \rightarrow M[MAR]$ AC_{out} MBR_{in} IR_{out} MAR_{in} MBR_{out} MAR_{in}

$M[6000] \leftarrow AC$ DATA


IR(IF) \rightarrow MAR

AC \rightarrow MBR

MBR \rightarrow M[MAR]



Instruction Cycle With Interrupt



Instruction cycle with Interrupts



Interrupt cycle:


- At the completion of the execute cycle, a test is made to determine whether any enabled interrupts have occurred, and if so, the interrupt cycle occurs
- The nature of this cycle varies greatly from one machine to another
- In a simple sequence of events:
 - ① In the first step the contents of the PC are transferred to the MBR so that they can be saved for return from the interrupt
 - ② Then the MAR is loaded with the address at which the contents of the PC are to be saved, and the PC is loaded with the address of the start of the interrupt processing routine
 - These two actions may each be a single micro-operation
- ❖ Because most processors provide multiple types and/or levels of interrupts, it may take one or more additional micro-operations to obtain the Save Address and the Routine Address before they can be transferred to the MAR and PC respectively
- ❖ Once this is done, the final step is to store the MBR, which contains the old value of the PC, into memory
- ❖ The processor is now ready to begin the next instruction cycle



Interrupt cycle:

Whenever Interrupt occur after the completion of current Instruction execution interrupt will be serviced.






& Interrupt → PC
Address

Interrupt Service

& Pop the PC Value
for Next Instⁿ execution.

Hardware Design



Microprogram μ Program

- T1: $PC \rightarrow MBR$; PC_{out} MBR_{in}
- T2: $SP \rightarrow MAR$; SP_{out} MAR_{in}
- T3: $MBR \rightarrow M[MAR]$: System Bus MBR_{out} $MAR_{in}(\text{Stack (TOS)})$

Vector Address \rightarrow PC: Local Bus

IVT (Interrupt Vector table)

ISR

MCQ

Consider the following data path diagram


Consider an instruction: $R0 \leftarrow R1 + R2$.

The following steps are used to execute it over the given data path. Assume that PC is incremented appropriately. The subscripts r and w indicate read and write operations, respectively.

1. $R2_r$, $TEMP1_R$, ALU_{add} , $TEMP2_w$
- ② 2. $R1_r$, $TEMP1_w$,
- ③ 3. PC_r , MAR_w , MEM_r
4. $TEMP2_R$, $R0_w$
- ④ 5. MDR_r , IR_w

Ans(c)

Which one of the following is the correct order of execution of the above steps?



[GATE-2020-CS: 1M] **ALU**

$$R_0 \leftarrow R_1 + R_2$$

A 3, 5, 1, 2, 4

B 2, 1, 4, 5, 3


C 3, 5, 2, 1, 4

D 1, 2, 4, 3, 5

Fetch

$$R_o \leftarrow R_1 + R_2$$

$PC \rightarrow MAR \rightarrow MBR \rightarrow DR$.
Fetch code.



3. $PC \rightarrow MAR \rightarrow MEMR ;$ $PC \rightarrow MAR$
 $MAR \rightarrow MBR$ $MEM \downarrow$
5. $MBR \rightarrow IR ;$ $MBR \rightarrow IR$ $IR \rightarrow RD$
2. $R_{1\gamma}, Temp_{1W} ;$ $R_1 \rightarrow Temp_1$.
1. $R_{2\gamma}, Temp_{2Y} ;$ $Temp_{2W} ;$ $Temp_2 \in Temp_1 + R_2$
4. $Temp_{2\gamma}, R_{0W} ;$ $R_o \leftarrow R_1 + R_2$

ALU_{ADD}

MCQ

The following are some events that occur after a device controller issues an interrupt while process L is under execution.

- (P) The Processor pushes the process status of L onto the control stack.
- (Q) The processor finishes the execution of the current instruction.
- (R) The processor executes the interrupt service routine.
- (S) The processor pops the process status of L from the control stack.
- (T) The processor loads the new PC value based on the interrupt.

Which one of the following is the correct order in which the events above occur?

[GATE-2018-CS: 1M]

- A QPTRS

- B PTRSQ

QPTR

- C TRPQS

- D QTPRS

Consider the following sequence of micro -operations.

$\text{MBR} \leftarrow \text{PC}$

$\text{MAR} \leftarrow \text{X}$

$\text{PC} \leftarrow \text{Y}$

$\text{Memory} \leftarrow \text{MBR}$

Which one of the following is a possible operation performed by this sequence

[GATE-2013-CS: 2M]

A Instruction fetch


Ans(D).

C Conditional branch

B operand fetch

D Initiation of interrupt service

PC value stored in memory (X)
then PC is updated by 'y' Address.



X(b) operand Fetch

IR(AF) → MAR → Memory → MBR → AC/ALU.

X@ Instn Fetch

PC → MAR → MEM → MBR → IR

Mem to CPU (IR)

Control Unit Functional Requirements

- ❑ By reducing the operation of the processor to its most fundamental level we are able to define exactly what it is that the control unit must cause to happen
- ❑ Three step process to lead to a characterization of the control unit:
 - ❖ Define basic elements of processor
 - ❖ Describe micro-operations processor performs
 - ❖ Determine the functions that the control unit must perform to cause the micro-operations to be performed
- ❑ The control unit performs two basic tasks:
 - ❖ Sequencing
 - ❖ Execution

Control Unit


Control unit is the Supervisor in the System that control each & every activity.


- ❑ Control Signals are implemented in a Control Unit.
- ❑ Control Signals are Required to execute the micro operation.
- ❑ Micro operation is the elementary operation in the hardware.
- ❑ Control unit generates the sequence of control Signals.
- ❑ Control Signals are Directly executed on a Base Hardware (H/W)

So H/W generate the desired Response.

Computer System Functionality is Program Execution.

Block Diagram of the Control Unit







Micro-operations & Control Signals

	Micro-operations	Active-control Signals
Fetch:	$T_1: MAR \leftarrow PC$ (or) $PC \rightarrow MAR$	C_2
	$T_2: MBR \leftarrow Memory$ $PC \leftarrow (PC) + 1$	C_5, C_R
	$T_3: IR \leftarrow MBR$	C_4
Indirect:	$T_1: MAR \leftarrow IR(Address)$	C_8
	$T_2: MBR \leftarrow Memory$	C_5, C_R
	$T_3: IR(Address) \leftarrow MBR(Address)$	C_4
Interrupt:	$T_1: MBR \leftarrow PC$	C_1
	$T_2: MAR \leftarrow Save-address$ $PC \leftarrow Routine-address$	
	$T_3: Memory \leftarrow MBR$	C_{12}, C_W

Data Paths & Control Signals



Functioning of Microprogrammed Control Unit



Pre Requirement of the CU Design is as follow

- 1) How many Control Lines are present in the Hardware [S0, S1, S2, S3...]
- 2) How many Instruction are implemented in the Hardware [I1, I2, I3....]
- 3) How many Micro operation are required for each Instruction [T1, T2, T3...]
- 4) What the control Signal Required for each micro operation for each Instruction.

Control Signals will be Implemented into the Control Unit by using following Approach:

- 1) HARDWIRED CU Design
- 2) MICRO-PROGRAMMED CU Design

**THANK
YOU!**

