# CS & IT ENGINEERING

Computer Organization & Architecture

1500 Series





## **Recap of Previous Lecture**









Topic Pipeline

Topic

**Pipeline Hazards** 



## **Topics to be Covered**









#Q. Consider the main memory of a computer system consisting of "2" blocks, and cache "2m" blocks, and cache has "2m" blocks. If the two-way set associative mapping scheme is used, the kth block of main memory to be placed in \_\_\_\_ set?

A 2<sup>m</sup> mod 2m

В

k mod 2<sup>m</sup>

#cmiscourd = 2M (#cmlines) = 2M 2 Way Set Associ.

C 2<sup>m</sup> mod m



k mod m

KMODS=i

k: MM Black No.

KMODM = i

i: set Number

#### [NAT]



#Q. Number of chips (128 × 8 RAM) needed to provide a memory capacity of 2048 bytes is \_\_\_\_\_

#RAM CNIF = 
$$(3)$$
2048 X8 => 2 = 16 RAM CHIP Ang  $(2)$  128 X8

Arg (16)




#Q. Match List-I and List-II using memory hierarchy from bottom to top and find the best suitable matching for List-I.

List-I			List-II		
a.	size — 2	1.	Increase		
b.	Cost/bit —	2.	Decrease		
c.	Access time -2	3.	No change		
d.	Frequency of access —				


Arg(D)

	a	D	C	u .		a	D	C	u
А	1	1	2	2	В	1	2	1	2
C	2	2	1	1	( D	2	1	2	1





#Q. How many 128 × 8 bit RAMs are required to design 32K × 32 bit RAM







#Q. Find the correct order of True (T) and False (F) for the following statements.

- DRAM consists of internal flip-flops.
- SRAM consists of capacitors.
- 3. SRAM is easier to use than DRAM.
- 4. SRAM has shorter read and write cycles than that of DRAM.


FFTF

B TTTT

C FFTT




#Q. Construct 128K  $\times$  16 bit RAM from 128  $\times$  16 bit RAM chip. What is the size of decoder is required?






#Q. Consider a 2 way set associative cache, consisting of 4 blocks. Assume that LRU block replacement policy is used. The number of cache misses for the following sequence of block address is

10 3 5 7 3 7 12 24 10 3







#### [NAT]



#Q. If a Cache Memory is designed as a direct mapped cache, the length of the TAG field is 10 bits. If the cache is now designed as 8-way set associative cache, the length of the TAG is 12 bits.






#Q. In memory hierarchy of cache and main memory, the main memory takes 100 nsec to return the first word (32 bit) of a line and 10 nsec to return each subsequent word. The cache memory has a hit rate of 95%, 128 bytes lines and cache hit latency of 5 nsec. The T<sub>miss</sub> for this cache will be\_\_\_\_\_

(Assume that the cache waits until the line has been fetched into the cache and then re-executes the memory operation, resulting in a cache hit.) Neglect the time required to write the line into the cache once it has been fetched from the main memory. Also assume that the cache takes the same amount of time to detect that a miss has occurred as to handle a cache hit.)

A

410 ns





420 ns


C

240 ns

D

540 ns

Tang = h\*tc + (1-h) (tc+tm)



Ma = 100 nger for I word (325it)

f Longer for Subsequent word



Gathe Access = 5 ngec. Hit Ratio = 95.1.

Line (Block Size) = 12B Byte

$$T_{\text{miss}} = 5 + \left[ L(100) + 3L(10) \right] + 5$$


$$= 5 + 4L0 + 5$$

$$= 4200000 \cdot \text{Arg}$$



- #Q. Which of the following is not true regarding set associative cache when cache size is kept fixed?
- Decreasing associativity increases set index size.
- B Decreasing associativity decreases tag metadata
- Increasing associativity increases tag metadata.
- Increasing associativity increases number of sets Folge.








@ 4way -> 2way

Toy = # Lines X Tag bit



#Q. A system uses 2-level cache. For every 100 memory accesses generated by CPU, 90 hits in L<sub>1</sub> cache and 8 hits in L<sub>2</sub> cache. Access times of L<sub>1</sub>, L<sub>2</sub> and main memory are 10, 20 and 100 nanoseconds respectively. What is the average memory access time (in nanoseconds)?





$$\frac{1}{1000} = \frac{90}{100} = 0.9$$

$$\frac{1}{1000} = \frac{8}{10} = 0.8$$


$$L_1 = t_1 = 10 \text{ Mg}$$
 $L_2 = t_2 = 20 \text{ Ng}$ 
 $Max = 100 \text{ Ng}$ 

Tang =  $h \times tc + (1-h) (tm + tc)$   $p \times c + tm + tc - h + tm$ tc + (1-h) + tm

Tay9 = tc + (1-h) tm



#Q. If each address space represents one byte of storage space, how many address lines are needed to access RAM chips arranged in a 4 × 6 array, where each chip is 8 K × 4 bits?



#### [NAT]



Consider a 64 kB (1 kB =  $2^{10}$ Byte), N-way set associative cache with cache block size of 32 byte. Assume that the cache is Byte addressable and the address sent by the processor is of 32 bit. If the tag field size is 19 bit then the value of N is

Cache Size = 64KB (
$$2^6$$
 Ryte)

Block Size =  $32R$  ( $2^5$  Ryte)= $360^5$ 

PA =  $3251^4$ 

TAG S.O WO

PA =  $3251^4$ 

TAG S.O WO

1961 551

HUNES =  $\frac{CMSize}{RWASSE} = \frac{2^6R}{2^5R} \cdot 2^9$  Lines


#SET = #LINGS

N. Way =  $\frac{2^1}{2^8} - 2^9$  Sway set

Associative

Associative

#Q. Consider an 8-way set associative cache of size 64 kB. Block size is 32 bytes CPU generates 32-bit addresses. What is the size of tag comparators?



If a 8 way set associative cache is made up of 64 bit words. 8 words per line and 8192 sets. What is the size of cache memory?

- A 1 Mbyte
- B 2 Mbyte
- 4 Mbyte
  - D 8 Mbyte

8 Way Set Associative 8192 (2<sup>13</sup>) Set

Block Size = 8x82 = (GyByte) = 2 Byte

$$8192 = #UNF 
 $8(23)$   
#lines =  $2^{13} \times 2^{3} = (2^{16})$$$

AN(c).





全B

#Q. Consider a 4-way set associative cache with block size = 64 bytes. CPU generates 32-bit addresses. Tag comparator requires 22 bits including a valid and a modified bit. What is the size of the cache?

A	8 KB 32 KB	Aw(B).	16 KB 64 KB
		(antha) =16 5.0 W.O	7

20bit Gbit 5:0= 32-(20+6)=66it

#### [NAT]



#Q. Consider two level-memory, contains cache and main memory. Cache access time is 10 ns and main memory access time is 120 ns/word. The size of block is 4 words. Main memory is referred 20% of time. What is the average access time (in Nano seconds)

Toug = 
$$.80 \times 10 + .20 (10 + 4 \times 120)$$
  
 $= 8 + .20 (490)$   
 $= 8 + 98$   
 $= (106)$ 

#### [NAT]



Consider a system with two level cache hierarchies with  $L_1$  and  $L_2$  cache. Program refers memory 3000 times, out of which 30 misses are in  $L_1$  cache and 21 misses are in  $L_2$  cache. If miss penalty of  $L_2$  is 500 clock cycles, hit time of  $L_1$  is 2 clock cycle and hit time of  $L_2$  is 16 clock cycle, the average memory access time (in clock cycle) \_\_\_(upto 2 decimal places.)

Limiss Rate = 
$$\frac{30}{3000}$$
 = 0.010  
Lemiss Rate =  $\frac{21}{30}$  = 0.7

Tang = HIT time + Miss Role (Miss remalty) 2+ 0.010 [16+0.7 (500)] 5+ 0.0To [18+320] 2+ 0.0L0 (36c) 2+3.66 5.66 My

Pw

3 Word Addressall Suppose you want to build a memory with 4 byte words and a capacity of #Q.  $2^{21}$  bits. What is type of decoder required if the memory is built using  $2K \times 8$ RAM chips?

5 to 32

4 to 16

6 to 64



7 to 128









#Q. Consider a write through cache memory which is 10 times faster than the main memory. The main memory access time is 800 ns. When there is a miss in the cache memory, an 8 word block is transferred from main memory to the cache memory. Hit ratio for read and write operations are 70% and 90% respectively. System generates 70% of read request. What is the throughput of the system (in K words/sec) is \_\_\_\_\_\_




Consider a computer system with a byte addressable main memory of size 2<sup>32</sup> byte and 64K bytes data cache memory with block of size 64 byte. Tag field length is 18 bits. Which of the following cache mapping used in this system?









4-way set associative mapping



## Home Work



#Q.

Consider three cache organizations each of size 16 KB, with associativity as  $C_1$  – 2 WSA,  $C_2$ –4 WSA and  $C_3$ –8 WSA, and in all such organizations the block size is of 32 bytes and the size of physical address is 30 bits. A (4 × 1) multiplexer having latency of "0.4" nsec along with "T" bits tag comparator latency of (T/10) nsec. If the hit latencies of cache organizations  $C_1$ ,  $C_2$  and  $C_3$  are  $H_1$ ,  $H_2$  and  $H_3$  then the relationship that can be established between hit latencies is \_\_\_\_\_

A

$$H_1 > H_2 > H_3$$

В

$$H_1 > H_3 > H_2$$

C

$$H_1 < H_3 < H_2$$

D

$$H_1 < H_2 < H_3$$

#### [NAT]



#Q.

Consider a direct mapped cache of size 32 KB and block size of 64 bytes.



CPU generates 32- bit addresses. The difference in number of bits in tag meta(Memory) data in this organization with respect to 4-way set associative implementation is\_\_\_\_\_



#Q.

@

The main memory address is divided into three field. The least significant 'w' bits can identify a unique word or byte within a block of main memory. Main memory has 2<sup>s</sup> blocks to represent there blocks we need 's' bits. The cache logic interprets there 's ' bit as a tag of 's-r' bits and a line field of 'r'

The number of lines in cache will be

A

2<sup>r</sup>

bits.

В

2r+w

С

2s+w

D

undetermined

#### [MSQ]



#Q.

byte and 64 k Byte write back direct mapped cache with block of size 64 byte. Cache controller maintains the tag information for each cache block comprising of the following 1 bit for valid/invalid and 1 modified bit.



Tag memory size is 16 K bits.



Tag memory size is 18 k bits.



A total of 216 main memory block map to each cache line



A total of 218 main memory block map to each cache line.



#Q. Consider a p-way set associative cache with (8\*p) blocks. Assume that main memory has (16\*p) blocks. What is the tag size in this organization?



 $Log_2 P + 4$ 



 $Log_2P-1$ 



 $Log_2 P + 1$ 



None of these



Gathe Size = 89 Block
mm Size = 169 Blocks

Tag bit = 1 bit

PWB4 Set Associative

#### [MSQ]

Consider a computer system which has 4GB, byte addressable main memory and cache size 8MB, 4way set associative cache memory with block size 4096 byte. Consider the following six physical addresses represented in a hexadecimal notation.

$$A_1 = 0 \times 47 \text{ CA4 ABC}$$

$$A_2 = 0 \times 56 ECF 38D$$

$$A_3 = 0 \times 29 \text{ FDB 4CF}$$

$$A_4 = 0 \times 38 8A4 DAC$$

$$A_5 = 0 \times C3 EFC A47$$

$$A_6 = 0 \times AB 9DB 128$$

Which of the following is correct?

$$A_1$$
 and  $A_4$  are mapped to the same cache set.

- B  $A_2$  and  $A_5$  are mapped to the same cache set.
- C  $A_2$  and  $A_5$  are mapped to the different cache set.

 $A_3$  and  $A_6$  are mapped to the same cache set.



Consider a 4 way set associative cache of size 16 KB and having block size 1024 byte. Assume cache is initially empty. Consider least recently used (LRU) policy for replacement. What is the miss ratio (in %) for the below memory access request?

OXA25BC8DF, OX FBCDFBAB, OX ABCDE9DF OXFDADC8DF, OXFBCDFA3D, OX44A11C25 OXA25BCBAE, OXBCADE19F, OXA25BC92D OXFBCDF849, OX 44A11FFF, OX FDADCA13

A 40%

B 50%

C 60%

D 100%



## 2 mins Summary









## THANK - YOU