

COMPUTER SCIENCE



Computer Organization and Architecture

Machine Instruction and
Addressing Modes

Machine Instruction

Lecture_02



Vijay Agarwal sir

**TOPICS
TO BE
COVERED**

o1

Machine Instruction

o2

Instruction Set Architecture



Memory Concept

Memory : Byte Addressable

Processor : Data form is word

Multiple Cell Accessing is Required Parallely.

③ 16 bit Processor

④ 32 bit Processor.



Endian Mechanism

Lower Addresses Contain LB
Higher Addresses Contain HB.

① Little Endian

3	2	1	0	Addresses
3	2	1	0	

Byte Storage.

② Big Endian

3	2	1	0	Addresses
0	1	2	3	

Q3) 32 bit Processor.

Higher
Byte position

13 22 45

Lower Byte
position

21



Store memory location 500.

Little Endian

	503	502	501	500
500	13	22	45	21
501				
502				
503				

Big Endian

	503	502	501	500
500	21	45	22	13
501				
502				
503				

Instruction

Instruction is a binary code (sequence of bit) which is designed inside the processor to perform some operation.

Instruction Format



OPCODE \Rightarrow Operational Code.

\hookrightarrow Type of operation.

(a) If opcode is 2 bit then
 $2^2 \Rightarrow 4$ operation performed.

$\rightarrow 00$	ADD
$\rightarrow 01$	MUL
$\rightarrow 10$	INC
$\rightarrow 11$	OR

If opcode is
3 bit then 2^3
 $\Rightarrow 8$ operation performed.

000	\rightarrow OR
001	\rightarrow AND
010	\rightarrow NOT
011	\rightarrow INC
100	\rightarrow DIV
101	\rightarrow SUB
110	\rightarrow ADD
111	\rightarrow MUL

Instruction Format



Note

n bit opcode can represent 2^n operations

OPERAND : \Rightarrow 'DATA'

OR

OPERAND Reference (Address field) : Address of the operand.

eg) If memory is 1KB then # Address bit = $\lceil \log_2 1KB \rceil$ or $2^{10} \Rightarrow$ ^{Add} 10 bit

n bit Address line (Field)

Word
Addressable

2^n Words.

eg 15 bit A.L

2^{15} Words = 32k Words

32kw then 15 bit

Byte
Addressable

2^n Byte

eg 15 bit A.L

2^{15} Byte = 32k B


OR
If 32kB then 15 bit

Instruction Representation

- ❑ Opcodes are represented by abbreviations called mnemonics
- ❑ Examples includes:

❖ <u>ADD</u>	Add
❖ <u>SUB</u>	Subtract
❖ <u>MUL</u>	Multiply
❖ <u>DIV</u>	Divide
❖ <u>LOAD</u>	Load data from memory
❖ <u>STORE</u>	Store data to memory
- ❑ Operands are also represented symbolically
- ❑ Each symbolic opcode has a fixed binary representation

Instruction Format



opcode (mnemonics) : Type of operation / Instruction Supported

③ If opcode is 4 bit

then Total Number of
operation / Instruction = $2^4 = \underline{16 \text{ operation}}$

$$\begin{aligned}
 10^3 &= \text{K} = 2^{10} \\
 10^6 &= \text{M} = 2^{20} \\
 10^9 &= \text{G} = 2^{30} \\
 &\vdots \\
 &= \text{T} = 2^{40} \\
 &= \text{P} = 2^{50} \\
 &= \text{E} = 2^{60} \\
 &= \text{Z} = 2^{70} \\
 &= \text{Y} = 2^{80}
 \end{aligned}$$

$$1 \text{ bit} = 2^1 = 2$$

$$2 \text{ bit} = 2^2 = 4$$

$$3 \text{ bit} = 2^3 = 8$$

$$4 \text{ bit} = 2^4 = 16$$

$$5 \text{ bit} = 2^5 = 32 \text{ (17-32)}$$

$$6 \text{ bit} = 2^6 = \underline{64} \text{ (33-64)}$$

$$\underline{7 \text{ bit}} = 2^7 = \underline{128} \text{ (65-128)}$$

$$8 \text{ bit} = 2^8 = 256$$

$$9 \text{ bit} = 2^9 = 512$$

$$10 \text{ bit} = 2^{10} = 1024 (\text{K})$$

Instruction Format



Q.1 opcode is 6 bit
then # operation = 2^6
= 64 operation/Instruction
Ans

Q.2 If 100 Operation/Instruction
then
No. of bit in opcode field = 100 = 2^n
of opcode bit = $\lceil \log_2 100 \rceil = 6.87$
= 7 bit
~~X~~

Q.3 If memory is 256KB
then ^{memory} A.F Size in bit

$\lceil \log_2 256k \rceil$ 18 bit
OR $256k = 2^8 \cdot 2^{10} B = 2^{18} B$
^{memory} A.F = 18 bit Ans

Q.4 If Processor has 26 Register
then # bits Required in
Reg AF = 26
= 5 bit Ans

Instruction Format

OP: Opcode.

AF: Address field / Address Instruction



~~X4AI/4AF~~ OP | AF₁ | AF₂ | AF₃ | AF₄ → Next Instn Address But we have PC for that.

3AI/3AF

OP	AF ₁	AF ₂	AF ₃
----	-----------------	-----------------	-----------------

OP	AF ₁	AF ₂	AF ₃
ADD	R ₁	R ₂	R ₃

Destn Source1 Source2

$R_1 \leftarrow R_2 + R_3$

2AI/2AF

OP	AF ₁	AF ₂
----	-----------------	-----------------

ADD	R ₁	R ₂
-----	----------------	----------------

$R_1 \leftarrow R_1 + R_2$

LAI/LAF

OP	AF ₁
----	-----------------

ADD	R _L
-----	----------------

$AC \leftarrow AC + R_L$

OAI/OAF

OPCODE

ADD

Stack

Instruction Format



eg) for ALU operation.

MUL
ADD

OPCODE	Destination AF	Source 1 AF	Source 2 AF
--------	-------------------	----------------	----------------

ALU operation

Elements of a Machine Instruction

Operation Code (opcode)

- ❑ Specifies the operation to be performed. The operation is specified by a binary code, known as the operation code, or opcode.

Source Operand Reference

- ❑ The operation may involve one or more source operands, that is, operands that are inputs for the operation

Destination

Result Operand Reference

- ❑ The operation may produce a result

Next Instruction Reference

- ❑ This tells the processor where to fetch the next instruction after the execution of this instruction is complete

Instruction Representation

- Within the computer each instruction is represented by a sequence of bits
- The instruction is divided into fields, corresponding to the constituent elements of the instruction





Consider a Hypothetical Processor which support 128 byte memory and instruction length is 16 bit.



- (i) If 2AF(2AI(Address Instruction) same size) is used then How many total number of operation supported (formulated)?
- (ii) If 1AF (Address field) is used then how many total number of operation supported formulated?

Solⁿ

Instruction Size = 16 bit

Memory = 128 Byte [2^7 B]

AF = 7 bit



Solⁿ 1

2AI/2AF


Solⁿ 1



$$\begin{aligned}\text{OPCODE} &= 16 - (7 + 7) \\ &= 16 - 14 = 2\text{bit}\end{aligned}$$

$$\text{Total \# operation} = 2^2 = \boxed{4 \text{ operations/Inst}^n} \text{ Ans}$$

Solⁿ 2




$$\text{OPCODE} = 16 - 7 = 9\text{bit}$$

$$\text{Total \# operation} = 2^9 = \boxed{512 \text{ operation/Inst}^n} \text{ Ans}$$



Solⁿ 1 Asking maximum & minimum operation?
2AI/2AF

Solⁿ 1




Minimum operation = 1

Maximum operation = 4

Total # operation = $2^2 = 4$ operations/Instⁿ Ans

Solⁿ 2



Minimum operation = 1

Maximum operation = 512

Total # operation = $2^9 = 512$ operation/Instⁿ Ans



A Hypothetical Processor support 100 different operation and 3 address memory field (same size). Instruction is stored in 1 MB memory. Then what is the length of the instruction?



Soln

100 operation

then opcode = 7 bit

Memory Size = 1 MB
= 2^{20} Byte

then A.F = 20 bit



Instruction length = $7 + 20 + 20 + 20$

= 67 bits Ans

Machine Instruction Characteristics

- ❑ The operation of the processor is determined by the instructions it executes, referred to as machine instructions or computer instructions
- ❑ The collection of different instruction that the processor can execute is referred to as the processor's instruction set (ISA)

Instruction Set of Size = 11

OpCode = 4 bit

11 Distinct operation are performed like

ADD, OR, AND, NAND,
XOR, INC, MOV, STORE
SUB, DIV, MUL.

Instruction Format

OP: Opcode.

AF: Address field / Address Instruction



X4AI/4AF X

OP	AF ₁	AF ₂	AF ₃	AF ₄
----	-----------------	-----------------	-----------------	-----------------

 → Next Instn Address But we have PC for that.

3AI/3AF



Destn Source1 Source2

$$R_1 \leftarrow R_2 + R_3$$

General Register org

2AI/2AF



$$R_1 \leftarrow R_1 + R_2$$

LAI/LAF

Accumulator



$$AC \leftarrow AC + R_L$$

OAI/OAF

Stack



Stack

Instruction Set Architecture Classification



- 1 Stack organization.
- 2 Single accumulator organization.
- 3 General register organization.

Instruction Set Architecture

CUP Organization is classified into 3 types based on the availability of ALU Operand (Data) (AF: Address field or AI: Address Instruction)

1. Stack-CPU [0AF] *Stack Based org [Stack-CPU]*
2. Accumulator-CPU [1AF] *Accumulator Based org [AC-CPU]*
3. General Register organization
 - i. Reg-Memory reference CPU [2AF]
 - ii. Reg-Reg reference CPU [3AF]

Q.1

Consider a Hypothetical CPU which supports 110 instruction, 50 registers and 512KB memory space. Instruction contain 2 register operands, Memory operands and 13 bit Immediate constant fields. Program contain 300 instruction. Memory storage space required in Bytes to store the program is ____.

$\frac{51}{8} = 6.4$
Exactly in Byte $\Rightarrow 7$

OPCODE	RegAF	RegAF	MemAF	Immediate field
7bit	6bit	6bit	19bit	13bit

1 Instruction length(size) = $7 + 6 + 6 + 19 + 13 = 51 \text{ bits}$

1 Instruction size = 7 Byte

Program having = 300 Instⁿ

Program Size = $7 \times 300 = 2100 \text{ Byte}$ Ans.

110 operation \Rightarrow opcode = 7 bit

50 Register \Rightarrow RegAF = 6 bit

512KB memory \Rightarrow MemAF = 19 bit
 2^{19} B





Consider a processor which contain the following pin structure



$AD_0 - AD_{23}$, $A_{24} - A_{39}$

Processor contain 250 register instruction is designed with 4 fields i.e OPCODE, register address, memory address and 16 bit immediate field.

Processor support 180 instruction (operation). A program contain 400 instruction then how much space is required for the program

- (i) In Byte? mem AF: $A_0 - A_{39}$
(ii) Words? $\text{mem AF} = 40 \text{ bit}$

$$\text{Word length} = AD_0 - AD_{23} = 24 \text{ bit}$$

1 Word = 24 bit
Size
3 Byte

250 Register \Rightarrow Reg AF = 8 bit

Immediate field = 16 bit

180 Instⁿ / operation \Rightarrow opcode = 8 bit

OPCODE	Reg AF	Memory AF	Immediate field
8 bit	8 bit	40 bit	16 bit

1 Word = 24 bit

$$1 \text{ Instruction Size (Length)} = 8 + 8 + 40 + 16 = 72 \text{ bits}$$

$$1 \text{ Instruction Size} = 9 \text{ Byte}$$

Program Size (in Byte)

Program contain 400 Instⁿ

$$\text{Program Size} = 400 \times 9 = \underline{\underline{3600 \text{ Byte}} \text{ Ans}}$$

Program Size in Words

$$3 \text{ Byte} = 1 \text{ Words} \text{ so } 9 \text{ Byte} = \underline{\underline{3 \text{ Words}}}$$

$$1 \text{ Inst}^n \text{ Size} = 3 \text{ Words}$$

$$\text{Prog Size} = 400 \times 3 = \underline{\underline{1200 \text{ Words.}}} \text{ Ans}$$

$$9 \text{ B} = 3 \text{ Words}$$

$$\frac{9 \text{ B}}{3 \text{ B}} = 3 \text{ Words}$$

$$1 \text{ W} = 3 \text{ Byte}$$



AF $\begin{cases} \text{Register AF} \\ \text{Memory AF} \end{cases}$

Immediate : Constant
field

Note:

Immediate field is n bit

Unsigned Range = $(0 \text{ to } 2^n - 1)$

Signed Range = $-(2^{n-1}) \text{ to } +(2^{n-1} - 1)$

Example

If immediate field is 4 bit

Then unsigned range = $(0 \text{ to } 2^4 - 1)$ \Rightarrow $0 \text{ to } 15$

Signed Range = $-(2^{4-1}) \text{ to } +(2^{4-1} - 1)$

$$-(2^{4-1}) \text{ to } +(2^{4-1} - 1)$$

$$\textcircled{-8 \text{ to } +7}$$



A machine has a 32-bit architecture, with 1-word long instructions. It has 64 registers, each of which is 32 bits long. It needs to support 45 instructions, which have an immediate operand in addition to two register operands. Assuming that the immediate operand is an unsigned integer the maximum value of the immediate operand is _____. **[GATE-2014 (Set-1)]**


$$2^n - 1$$

Q.4



A processor has 40 distinct instructions and 24 general purpose registers. A 32-bit instruction word has an opcode, two register operands and an immediate operand. The number of bits available for the immediate operand field is 16 bit

[GATE-2016 (Set-2)]



24 Register: \Rightarrow Reg AF = 5 bit

40 operation \Rightarrow opcode = 6 bit
 2^n

$$\text{Immediate} = 32 - (6 + 5 + 5)$$

$$= 32 - 16 \\ = \text{16} \text{ Ans}$$

Ans (16)

Q.5

Consider a processor with 64 registers and an instruction set of size twelve. Each instruction has five distinct fields, namely, opcode, two source register identifiers, one destination register identifier, and a twelve-bit immediate value. Each instruction must be stored in memory in a byte-aligned fashion. If a program has 100 instructions, the amount of memory (in bytes) consumed by the program text is ____.

[GATE-2016 (Set-2): 2Marks]





**THANK
YOU!**

