COMPUTER SCIENCE



Computer Organization and Architecture

Cache Memory





Lecture_02

Vijay Agarwal sir






Memory Access


Cache Memory







Memory











Average Memory Access time: [Tayg]



井州十



Calculate the average Access time, when the CPU request for the memory 100 times, out of 100 times, 90 times hit & 10 Time miss. If time taken when there is a hit(Each hit) is 20ns & time taken when there is a Miss(Each Miss) is 150ns.?

Q.

Calculate the average Access time, when the CPU request for the memory 100 times, out of 100 times, 30 times hit & 10 Time miss. If time taken when there is a hit(Each hit) is 20ns & time taken when there is a Miss(Each Miss) is 150ns.?



- 1. Simultaneous Access Memory Org.
- 2. Hierarchical Access Memory Org.


Simultaneous Access Memory Org.



tc: Caune Acress time

h: Hit Rotio


tm: Main Memory Access



Tayg =
$$h \times t_c + (1-h) t_m$$



Simultaneous Access Memory Org.




In the simultoneous Access CPU is Communicating ALL Level of Memory Directly. [ALL the levels of Memory Directly connected to the CPU] But Follow the sequence.

· When there is a miss in LL & Hit in Level L2 Memory then Directly Data is transferred from Level 2 memory to CPU without copyring into Level 1 Memory.




1. Simultaneous Access Memory Org.




· When there is a Miss in Level 1, Level 2(12) but Hit in Level 3 memory then Directly Data given from 13 memory to CPU without Copying into Level 1 4 level 2 Memory.



1. Simultaneous Access Memory Org.




Hn=1 lost level






2. Hierarchical Access Memory Org.







Tay =
$$h \times tc + (1-h)(tm + tc)$$

= $h \times tc + (1-h)(tm + tc)$
 $tc + (1-h)tm$

in Hierarchal.

(B) Hit Ratio = 80 /
$$tc = 2000$$
 $tm = 1000000$

Tay Using Hieraxunical Access?

Hit (h)= 0.80

(m) miss (1-h) = 0.

= .80×20 + (1-0.8) (100+20) \Rightarrow 0.8×20 + .20 (20+100)

= .80×20 + .20 (120) \Rightarrow 0.8×20 + .20×20 + .20×

16+24 = 400000 \Rightarrow 1(100) ×20 + .20 ×100

Tay = $tx + (1-h)tm$


= $20 + (1-0.8) \times 100$


720+(0.2X/m)

=20+20 = 40 nger

2003
$$tm = 100$$
 nec
Access?
Hit $(h) = 0.80$
 (m) niss $(1-h) = 0.20$
 $0.8 \times 20 + .20 \times 20 + 100$
 $0.8 \times 20 + .20 \times 20 + .20 \times 100$
 $1(100.7) \times 20 + .20 \times 100$







- Block Size is 32 Byte 32 Words But CPV Require.
 Only I word then ?
- (Sur) In this Process Complete Block (32 Byte 32 Winds)

 Cospied Transpered from mm to Cache & that Respective I Wood


 given to CPU [whichever CPU Demanded] [Locality of Reference]

 Advantage So in the Next time when CPU Request either same wood (or)

 Adjacent word then that Request we find in Cache (cache Hit)




2. Hierarchical Access Memory Org.



When there is a Miss in Level L Memogy, 4 operation Hit in level 2 memory them firstly Docta Moves (copied) from 12 Memory to L. Memory of Limemory to CPU.




2. Hierarchical Access Memory Org.



If there is a Miss in Level 1, Memory & Level L2 Memory Ret [Hill Hit In Level 3 Memory then first Data Copied Brown L3 Memory to L2 Memory & Level 2 Memory to L1 Memory to CPU.



2. Hierarchical Access Memory Org.



$$\frac{T_{0}\eta_{1}}{T_{0}} = H_{1}T_{1} + (1-H_{1})H_{2}(T_{2}+T_{1}) + (1-H_{1})(1-H_{2})H_{3}(T_{3}+T_{2}+T_{1})$$

$$\dots + (1-H_{1})(1-H_{2})(1-H_{3})\dots (1-H_{n-1})H_{n}(T_{n}+T_{n-1}+\dots T_{2}+T_{2}+T_{1})$$

Coche Work on Locality of Reference

- 1) Temporal LOR
- 2 Spatial LOR.



If in a Question Mention the keyword Hierarchical Acces' 60 'Levels' of Memory Accessing Hierarchial Home Using Hierarchial Access.



Calculate the average Access time with the cache access time 1ns, and main memory access time 100ns, Hit ratio 90%?
Using Hierarchical Access?







In a 2 level memory level 1 memory is 5 times faster than level 2.

5=5*TT=5X20=) T2=100mgec

and its access time is 10ns <a>Average Access Time. Let level 1

Access time is 20ns, What is the hit ratio? Using simultaneous (12=1)
Access org?

Access time of the state o

$$T_1 = T_{avg} - 10$$

Here Given Ti = 20

Tay =
$$HT_1 + (1-H)T_2$$

Perbormance & I ET

Ram SHYAM
10 Hours
5 Hours

Sque WMC

Styffm Performance is Fost.







- 2 Access time = $150 \text{ns} \, \text{T}_{\text{avg}} = 30 \, \text{using simultaneous Access.}$
- (i) What is the Hit Ratio?
- (ii) If the Hit Ratio is mode to 100% then what is the Access time of L₁ & L₂ Memory?

$$T_1 = 20$$
 ngec

 $T_2 = 150$ ngec

 $T_{2} = 150$ ngec

 $T_{3} = 30$ nge.

Simultaneous Access

 $T_{2} = 120$
 $T_{3} = 120$
 $T_{2} = 120$
 $T_{3} = 120$



If the above Question if T_{avg} is increased by 10% then what is % of change in Hit Ratio?



$$T_1 = 2009$$
 $T_2 = 15009$
 $T_{avg} = 3000$

Taynew = hnew
$$+ (1 - hnew) + 2$$

 $33 = h \times 20 + (1 - h) 150$
 $33 = 20 + 150 + 150 + 170 = 130 + 170 = 130 + 170 = 130 + 170 = 170 = 170 + 170 = 170$

Mit Ratio Decreased





Assume that for a certain processor, a read request takes 50 nanoseconds on a cache miss and 5 nanoseconds on a cache hit. Suppose while running a program, it was observed that 80% of the processor's read requests result in a cache hit. The average read access time in nanoseconds is ______. [GATE - 2015]

LOR [Locality of Reference]



(Faster)

Access the higher level of memory Data from level 1 Memory is

called L.O.R,.

(1) Temporal LOR R - M(2005)

(2) Spatial LOR.

Add: (2000)
A Location Wallah Word
Which is available in
Block No BJ.

 Temporal LOR: means the same word in the same block is reference by the CPU in near future (Frequently) [Eg: LRU]

Or

Same data which access again and again then that type of data stored in Temporal LOR.

LOR [Locality of Reference]



(2) Spatial LOR means adjacent word in the same block is referenced by the CPU in a sequence.

Types of Cache



1) Unified Cache: Instruction & Data both are placed in Same Cache.

2) Split Cache: This Cache logically Divide into two parts

(i) Instruction Cache [I - cache]

(ii) Data Cache [D-cache]

3) Multilevel Cache:



L₂ Cache Outer (ache)

Main Memory

Size
$$L_1 < L_2$$
Speed $L_1 > L_2$
 $L > L_2$
 $L > L_2$
Speed





