COMPUTER SCIENCE



Computer Organization and Architecture

ALU & Control unit





Lecture_02

Vijay Agarwal sir





Micro Operation

PW

Introduction of COA

MIC Dustr 4 AM

Floating Point Representation.

Micro Operation, Micro program DATA Path. & Control Unit



Micro operation


Instruction Cycle
Subcycle
JO Fetch cycle
Secure Cycle
Decode Execute

Fetch Cycle: To Fetch the Instr from Mem to CPUIR) PC -> MAR MAR -> Memory Memory -> MBR MBR -> IR

Structure of Computer

Component of the Computer


- 1 Memory
- 2 CPU
- 3 T/0



Structure of Computer

CPU ORG.

- 1) Register
- (2) ALU
- (3) Control Unit




AR MAR (Memory Address Register): Connected to
Address line of
the System Bus

DR MDR (Memory Data Register): Connected to the Data line of the System Bus

 $R_{\circ} \longrightarrow R_{\perp}$

Rout Rin



Component of Compute




1. CPU, 2. Memory & 3. IO

Memory Register ALU Timing Signals, Control signals Flags(PSW)

Component of Compute



1. CPU , 2. Memory & 3. IO



Why Common Bus ?

Register: (Flip Flop) is collection of bit sequence of bits, stored in Flip Flop. General & Special Register. purpose Register Register LD: Load Register is Temporary (LD

Storage.

INC: Increment (Binary Counter)

CIR: Clean.

ALU: (Aisthmatic & Logical operations, Condition Checking) -) Penborm Multiple type operation. anditional Files. (1) Cooy (2) Sign 3 Auxillary Flog (4) zero @ Parity from the AC it ragram Will Stored in Respective Destination.

Control Unit Timing Signal & Control Signal)

Timing Signal:

To Execute the Dustovition in Proper Sequence.

(a)(i) Fetch

(ii) Decode

(iii) Execute

In Fetch

TI: PC -> MAR

To M[MAR] -> MBR

TO MBR - IR

Control Signal: How & WHAT
to do

Seaun & every
thing Coroadinate.

Non Technical example.

III Exam Worthing
TT Admit Cand


I Envallment (Registation)

IV Regult.

T: Envallment (Registration)

E: Admit Cand

To: Exam writing
to: Regult.



Working of Register

(B) U Register A. B. C.D. each Register of 4 bit.

The Number of Hits in the Register Size of Multiplex = Number of Register.

(9) Heare we have 4 Register & each Register is of 4 bits # mux = 4 (#bits in the Register)

Size of Mux = 4 (#Register) 4x1 mux

(9) It we have m Register, each ob Register Size Mbits
then Number of Mux & Size of Mux?

(Sal")

Number of Multiplex (Mux) = n (#obbits in the Register)

Size of Mux = mbit (#Registers). mx1

- (B) It we have 32 Register & concur Register Size is 8bit them
 - (i) What is Number of Mux = 8 (#bits in Register
 - (ii) Size of Mux = 32x1 (#Registers)

Working of Register

9 4 Register A.B.C.D. each Register of 4 bit.

The Number of Hits in the Register.


Size of Multiplex = Number of Register.


(9) Here we have 4 Register & each Register is of 4 bits # Mux = 4 (#bits in the Register)

Size of Mux = 4 (#Register) 4x1 mux



Bus System for four registers







Function Table for Bus of Fig.

SI	So	Register selected
0	0	A (A3 A2 A1 A0)
0	1	B (B3 R2 B, Ro)
1	0	C ((3(2(100)
1	1	D (DRD2DID



How Data is Transferred?


Register A to Register B


RA -> RB. TI: RAON RBin

Process: Register A Content given to MUX then

MUX to Common Bus them


Common Bus to Load into Register B.





S S (Asta A i Ao) O ; OO means input o' will be select across all Mux. (B&BzBiBo) O L ; OL means input 'L' will be select from all Mux. 0; 10 means input 2' will be select from all Mux ((36C1C0) L (P3D2D20)1 1; 11 means input 3' Will be Select from ALL MUX.

Design a Small Computer




Basic computer registers and memory

12 bit Dota Line.

memory 4096×16 => 212×16

16 bit word Load from the Memory. Cy Es 25



Address Reg (AR) Connected to Address Line of the System BUS.


MBR (DR) Connected to Doto line of the Systom Bus. Working

Total 7 Unit Connected to a Bus so

3 Salect-one Required

S25150

1 1 1 > 7 (Memory



Basic computer registers connected to a common bus

(Read CS) Pw

Load from Memory Memory

Memory have n location so Which Memory Address

Gentent (Data) Local into Bus

18 given by AR (Address Reg.

 $\begin{array}{c} (MAR) \\ 1 & 1 & 1 \\ \hline 0 & 1 & 0 \\ \hline \end{array} \\ \begin{array}{c} P((2)) \\ \end{array}$

101 -IR(5)

PC -MAR(AR)

010 => 2(PC), PC will be Enable then Content
ob PC is Pt into Common Bus

2 AR Register (Load (In) is set to 1 (Active) so

AR get the Memory Address

Memory of Rut in What Sequence (tinning) Which operation for forfamed, Done (taken) by Timing Signal.

Fetch cycle: Instris Fetch from Memory to CPU (IR)

PC -> MEMORY TO PC -> MAR

MAR -> MEMORY TO M(MAR) -> MBR

MEMORY -> MBR -> TR

MBR -> TR

Instruction Cycle



(1) Fetch Cycle: Instruction Fetch.

Hardware Design(H/W Design)

AL: Address Line


DL: Data Line


CL: Control Line

TI: PC -> MAR


TZ: M (MAR) -> MBR

To MBR JIR






3 bit sequence Total 8 (To T7)
Counter Timing signal (T) to T8)







Flow chart for instruction cycle (initial configuration)

