

# COMPUTER SCIENCE



## Computer Organization and Architecture

Machine Instruction and  
Addressing Modes

Expand Opcode Technique

Lecture\_04

Vijay Agarwal sir







**TOPICS  
TO BE  
COVERED**

**o1**


**Expand Opcode Technique**

**o2**

**Addressing Modes**



## Instruction Format



Opcode  $\Rightarrow$  Operational Code



Type of operation

Based on the ALU operand

- ① STACK Based org.
- ② Accumulator Based org.
- ③ General Register Org.



# Instruction Set Architecture

CUP Organization is classified into 3 types based on the availability of ALU Operand (Data) (AF: Address field or AI: Address Instruction)

1. Stack-CPU [0AF]
2. Accumulator-CPU [1AF]
3. General Register organization
  - i. Reg-Memory reference CPU [2AF]
  - ii. Reg-Reg reference CPU [3AF]

# Stack Organization

Q.

Consider a 32 bit Hypothetical Processor which use STACK-CPU. Which support 1 Word opcode and 24 bit address following statement is executed on a STACK-CPU (Stack is Initially Empty)

$$X = (A + B) \times (C + D)$$

# Stack Organization

$$X = (A + B) \times (C + D)$$

I <sub>1</sub> :	PUSH	A	TOS $\leftarrow$ A
I <sub>2</sub> :	PUSH	B	TOS $\leftarrow$ B
I <sub>3</sub> :	ADD		TOS $\leftarrow$ (A + B)
I <sub>4</sub> :	PUSH	C	TOS $\leftarrow$ C
I <sub>5</sub> :	PUSH	D	TOS $\leftarrow$ D
I <sub>6</sub> :	ADD		TOS $\leftarrow$ (C + D)
I <sub>7</sub> :	MUL		TOS $\leftarrow$ (C + D) $\times$ (A + B)
I <sub>8</sub> :	POP	X	M[X] $\leftarrow$ TOS

8 Machine Instruction Required (Stack-CPU)

# Single Accumulator Organization



ALU Operation:

Destination	Source 1	Source 2
-------------	----------	----------

AC

AC

Reg / mem

③ (A+B)

LOAD A;  $AC \leftarrow M(A)$

ADD B;  $AC \leftarrow AC + M(B)$



# Single Accumulator Organization

$$X = (A + B) \times (C + D)$$

I <sub>1</sub> :	LOAD	A	AC $\leftarrow$ M[A]
I <sub>2</sub> :	ADD	B	AC $\leftarrow$ AC + M[B]
I <sub>3</sub> :	STORE	T	M[T] $\leftarrow$ AC
I <sub>4</sub> :	LOAD	C	AC $\leftarrow$ M[C]
I <sub>5</sub> :	ADD	D	AC $\leftarrow$ AC + M[D]
I <sub>6</sub> :	MUL	T	AC $\leftarrow$ AC $\times$ M[T]
I <sub>7</sub> :	STORE	X	M[x] $\leftarrow$ AC

7 Machine Instruction Required (AC-CPU)

# General Register Organization

Reg-Mem Rel.

$$X = (A + B) \times (C + D)$$

I <sub>1</sub> :	MOV	R1, A	$R1 \leftarrow M[A]$
I <sub>2</sub> :	ADD	R1, B	$R1 \leftarrow R1 + M[B]$
I <sub>3</sub> :	MOV	R2, C	$R2 \leftarrow M[C]$
I <sub>4</sub> :	ADD	R2, D	$R2 \leftarrow R2 + M[D]$
I <sub>5</sub> :	MUL	R1, R2	$R1 \leftarrow R1 \times R2$
I <sub>6</sub> :	MOV	X, R1	$M[X] \leftarrow R1$

6 Machine Instruction Required (Reg-CPU)

# RISC Instructions



Reg-Reg Ref.

$$X = (A + B) \times (C + D)$$

LOAD	R1, A	$R1 \leftarrow M[A]$
LOAD	R2, B	$R2 \leftarrow M[B]$
LOAD	R3, C	$R3 \leftarrow M[C]$
LOAD	R4, D	$R4 \leftarrow M[D]$
ADD	R1, R1, R2	$R1 \leftarrow R1 + R2$
ADD	R3, R3, R2	$R3 \leftarrow R3 + R4$
MUL	R1, R1, R3	$R1 \leftarrow R1 \times R3$
STORE	X, R1	$M[X] \leftarrow R1$





Constant  
↑  
④ Immediate field

①  $n$  bit opcode can perform  $2^n$  operations.  
① OPCODE  $\Rightarrow$  #operation given  $= 2^n$

② Instruction set of size = 11

11 Distinct operation / Inst<sup>n</sup> performed

So opcode = 11  $\Rightarrow 2^n = 11 \Rightarrow n = 4$  bit

② Memory AF (eg) 4MB Memory then  $2^{22}$  B then Mem AF = 22 bit

③ Register AF (eg) 25 Register  $\Rightarrow$  To represent 25 Rg  $\Rightarrow$  Reg AF = 25  $= 2^5 = 5$  bit



Immediate field = n bit

Signed

n bit Signed Range =  $-(2^{n-1})$  to  $+(2^{n-1}-1)$

4 bit Signed Range =  $-(2^{4-1})$  to  $+(2^{4-1}-1)$   
= -8 to +7 Ans

Un Signed

n bit Unsigned Range = 0 to  $2^n - 1$

eg) 4 bit Unsigned range = 0 to  $2^4 - 1$   
= 0 to 15 Ans

**Note:**

**Immediate field is n bit**

Unsigned Range =  $(0 \text{ to } 2^n - 1)$

Signed Range =  $-(2^{n-1}) \text{ to } +(2^{n-1} - 1)$

**Example**

If immediate field is 4 bit

Then unsigned range =  $(0 \text{ to } 2^4 - 1) \Rightarrow 0 \text{ to } 15$


Signed Range =  $-(2^{4-1}) \text{ to } +(2^{4-1} - 1)$

$= \boxed{-8 \text{ to } +7} \text{ Ans}$





A machine has a 32-bit architecture, with 1-word long instructions. It has 64 registers, each of which is 32 bits long. It needs to support 45 instructions, which have an immediate operand in addition to two register operands. Assuming that the immediate operand is an unsigned integer the maximum value of the immediate operand is \_\_\_\_\_. **[GATE-2014 (Set-1)]**



$$64 \text{ Reg} = 2^n = \text{Reg AF} = 6 \text{ bit}$$

$$45 \text{ Inst}^n \Rightarrow \text{opcode} = 6 \text{ bit}$$

$$\text{Immediate field} = 32 - (6 + 6 + 6) = 32 - 18 = 14 \text{ bit}$$

n bit Unsigned Range = 0 to  $2^n - 1$

$$\Rightarrow 0 \text{ to } 2^{14} - 1 = 16383 \text{ Ans}$$



$$2^1 = 2$$

$$2^2 = 4$$

$$2^3 = 8$$

$$2^4 = 16 \quad (9-16) = 4 \text{ bit}$$

$$2^5 = 32 \quad (17 \text{ to } 32) = 5 \text{ bit}$$

$$2^6 = 64 \quad (33 \text{ to } 64) = 6 \text{ bit}$$

$$2^7 = 128 \quad (65 \text{ to } 128) = 7 \text{ bit}$$

$$2^8 = 256 \quad (129 \text{ to } 256) = 8 \text{ bit}$$

$$2^9 = 512 \quad (257 \text{ to } 512) = 9 \text{ bit}$$

$$2^{10} = 1024 \quad (1 \text{ K})$$

$$2^{10} = 1 \text{ K}$$

$$2^{20} = 1 \text{ M}$$

$$2^{30} = 1 \text{ G}$$

$$2^{40} = 1 \text{ T}$$

---

$$2^{50} = 1 \text{ Peta}$$

$$2^{60} = 1 \text{ Exa}$$

$$2^{70} = 1 \text{ Zetta}$$

$$2^{80} = 1 \text{ Yotta}$$



A processor has 40 distinct instructions and 24 general purpose registers. A 32-bit instruction word has an opcode, two register operands and an immediate operand. The number of bits available for the immediate operand field is 16bit.

[GATE-2016 (Set-2)]



$$\begin{aligned}\text{Immediate field} &= 32 - (6 + 5 + 5) \\ &= 32 - 16 \\ &= \text{16bit} \text{ Ans}\end{aligned}$$

40 Distinct  $\Rightarrow$  opcode = 6bit  
Inst<sup>n</sup> / operation

24 Register  $\Rightarrow$  Reg AF = 5bit





Consider a processor with 64 registers and an instruction set of size twelve. Each instruction has five distinct fields, namely, opcode, two source register identifiers, one destination register identifier, and a twelve-bit immediate value. Each instruction must be stored in memory in a byte-aligned fashion. If a program has 100 instructions, the amount of memory (in bytes) consumed by the program text is \_\_\_\_.

**[GATE-2016 (Set-2): 2Marks]**

OPCODE	Reg1	Reg2	Reg3	Immediate field
4bit	6bit	6bit	6bit	12bit

64 Register = Reg AF = 6bit

Inst<sup>n</sup> Set = 12  $\Rightarrow$  opcode = 4bit

$$\begin{aligned}\text{Instruction size} &= 4 + 6 + 6 + 6 + 12 \\ &= 34\text{bit}\end{aligned}$$



$$\frac{34}{8} = \lceil 4.25 \rceil = \textcircled{4.25} \times$$


Instruction Size = 34 bits

Instruction Size = 5 Byte

Program has 100 Instruction

Program Size =  $100 \times 5 \text{ Byte}$

= 500 Byte Ans





Q Consider a 16bit Inst<sup>n</sup> with  
AF = 7bit then How many  
Inst<sup>n</sup> / operation can be supported by

(i) 2AF  $\Rightarrow$  4 Ans

(ii) 1AF = 512 Ans

(iii) 0AF = 64K Ans





→ (a) MOV R<sub>1</sub> R<sub>2</sub>      (b) LOAD R<sub>1</sub>, [A]

3AF: 

OP	AF <sub>1</sub>	AF <sub>2</sub>	AF <sub>3</sub>
----	-----------------	-----------------	-----------------

 → Support upto 3AF (it can support 2AF, 1AF & 0AF also)

2AF/AL: 

OP	AF <sub>1</sub>	AF <sub>2</sub>
----	-----------------	-----------------

 → Support 2AF (1AF & 0AF also)

1AF/LAF: 

OP	AF <sub>1</sub>
----	-----------------

 → Support 1AF (0AF also)

0AF/OAL: 

OPCODE
--------

 → Support 0AF.

## Expanded opcode Technique

↳ Fixed Length Instruction



Variable Length opcode.

2AF



1AF



0AF



# Expand Opcode Technique

## Expand Opcode Technique

Expand opcode length is required in the fixed length instruction supported CPU Design to implement the various instruction with different formats.


### Variable Length Instruction Supported CPU Design

OPCODE = 8 bit

Address field = 8 bit

OPCODE = 8bit

AF = 8bit



Inst<sup>n</sup> length

= 16 bit

= 8 bit

Fixed Length opcode.



Variable Length (Fixed length opcode)

OPCODE = 8bit  
AF = 8bit

LAF: 

OP	AF
----	----

 = 16bit  
8bit 8

OAF: 

OPCODE
--------

 = 8bit  
8bit

→ opcode is variable length.  
Fixed Length Instn

OPCODE = 8bit  
AF = 8bit

LAF

OP	AF
----	----

 = 16bit  
8bit 8bit


OAF:

OPCODE
--------


 = 16bit  
← 16bit →



## (i) 1 Address Instruction Design:



## (ii) 0 Address Instruction Design:





# Fixed Length Instruction Supported CPU Design

OPCODE = 8 bit

A.F = 8 bit


↓  
Instruction length fixed

## (i) 1 Address Instruction Design:



↓  
Opcode is variable length.

## (ii) 0 Address Instruction Design:



Expand opcode Tech.  
= 16 bit [Here expand opcode technique required]



Expand opcode Technique. : We start from Primitive Instr<sup>n</sup>.

[Smallest opcode bit]

I. Primitive Instr<sup>n</sup> : Lowest opcode bit wallah.

II. Derived Instr<sup>n</sup> : Higher opcode bit

III. More Derived Instr<sup>n</sup> = Highest opcode bit.

⑨ Type 1 Type 2, Type 3.

## Expand opcode Technique

The Technique Used to generate Low order Instr<sup>n</sup>  
After Allocation Higher order Instruction.



# Expand Opcode Technique

❑ Primitive instruction means smallest opcode instruction.

✓ **Step 1:** Identify the primitive instruction in the CPU. *According to the Question.*

✓ **Step 2:** Calculate the total number of possible operation.

✓ **Step 3:** Identify the free opcode after allocating the existed instruction.

✓ **Step 4:** Calculate the number of Derived instruction possible by multiply


$$\text{Free opcode} \times 2^{\text{Increment bit in opcode}}$$



Q.1




Consider a processor which support 6 bit instruction and 4 bit address field. If there exist 2 one address instruction then how many 0 address instruction can be formulated?



Derived Instruction

Step 1:




Step 2: opcode = 2bit then Total # operation in IAF =  $2^2 = 4$  operation



In the Question Given we Used '2' L Address Instr.  
Using.

Step 3: Number of Free opcode After Allocating LAF =  $4 - 2 = \underline{2}$  Free



Free opcode  $\times$  2

Increment bit in opcode.

Total # operation  
(in Derived Instr<sup>n</sup> in OAF) =


$$= 2 \times 2^{6-2}$$

$$\Rightarrow 2 \times \underline{2^4}$$

$$= 32 \text{ oper}^n / \text{Instr}^n \underline{\text{Ans}}$$




Analysis  
Primitive






Analysis

# operation =  $2^2 = 4$  operation



4 operation





3 bit opcode =  $2^3 = 8$  ops

000 → Addition

001 → Subtr

010 → MUL

011 → AND

100 → OR

101 → XOR

110 → DIV

111 → LOAD



Word Size = 1 Byte



Consider a processor which contain 8 bit word and 256 word memory. It support 3 word instruction. If these exist 254 2-address instruction and 256 1-address instruction then how many 0 address instruction can be formulated?

8bit Word

1 Word = 8bit

1 Word = 1 Byte

256 Word memory

$$256 \times 1B = 256B = 2^8 \text{ Byte}$$

AF = 8bit

3 Word Instn  $\Rightarrow$

$$\text{Instn Size} = 3 \text{ Word} \Rightarrow 3 \times 8 \text{ bit} = \underline{\underline{24 \text{ bit}}}$$






Word Size = 1 Byte




Consider a processor which contain 8 bit word and 256 word memory. It support 3 word instruction. If these exist 254 2-address instruction and 256 1-address instruction then how many 0 address instruction can be formulated?

① Primitive




② Derived




Instn Size = 24 bit

AF = 8 bit

③ More (Further) Derived.



Step 1: Identify the Primitive Instn




Step 2 Total # operation in 2AF =  $2^8 = 256$  operation.



Given 254 2AI USED.

Step 3: Number of Free opcode After Allocating 2AI =  $256 - 254 = 2$  <sup>USED</sup>  
Free

Step 4



Free opcode  $\times 2^{\text{Increment bit in opcode}}$

$$2 \times 2^{16-8} \Rightarrow 2 \times 2^8 \Rightarrow 2^9 = 512 \text{ operation}$$

Total # operation in LAF (Derived Inst<sup>n</sup>) = 512.

Given in the Question

LAF = 256 operation/Inst<sup>n</sup> USED.


# Free opcode After Allocating LAF =  $512 - 256 = 256$  Free



# Free opcode in LAF (Derived) = 256 Free

Further Derived

OAI



Free opcode  $\times 2^{\text{Increment bit in opcode}}$

$24 - 16$

Total # operation in =  $256 \times 2$

OAI/OAF

$\Rightarrow 256 \times 2^8$

Total # operation in OAI =  $256 \times 2^8$  Ans





Consider a processor which contain 8 bit word and 256 word memory. It support 3 word instruction. If these exist 254 2-address instruction and 256 1-address instruction then how many 0 address instruction can be formulated?



① Primitive




$$\text{Total \# operation} = 2^8 = 256$$

$$\text{Given (2AF)} = 254$$

$$\text{\#Free Oplode} = 256 - 254 = \underline{\underline{2}}$$

② Derived



$$\begin{aligned} \text{Total \# operation} &= \text{Free Oplode} \times 2^{\text{Increment bit in opcode}} \\ &= 2 \times 2^{16-8} \\ &= 2 \times 2^8 \Rightarrow 2 \times 2^8 \end{aligned}$$

$$\text{Total \# operation} = 2^9 = \underline{\underline{512}}$$


$$\text{Given (1AF)} = 256$$

$$\text{\#Free Oplode} = 512 - 256 = \underline{\underline{256}}$$

$$\text{Instn Size} = 24\text{ bit}$$

$$\text{AF} = 8\text{ bit}$$

③ More (Further) Derived.



$$\text{Total \# op in OAF} = \text{Free Oplode} \times 2^{\text{Increment bit in opcode}}$$

$$= 256 \times 2^{24-16}$$

$$= 256 \times 2^8 \quad \underline{\underline{\text{Ans}}}$$





Consider a processor with 16 bit instruction. Processor has 15 registers and support 2 address instruction and 1 address instruction. If processor support 256 1-address instruction then number of 2-address instruction are



A

128

B

192

C

240

D

248



**Solution(c): 240**

15 register =  $2^4 \Rightarrow$  Register A.F = 4 bit



OPCODE field =  $16 - (4 + 4) = 8$  bit

So total number of 2 address instruction =  $2^8 = 256$

**Let 'x' 2 address instruction used**

Number of free opcode =  $(2^8 - x)$





## 1 Address field

OPCODE	A.F
12 bit	4 bit

Total no of 1 address instruction =  $(2^8 - x) \times 2^{12-8}$

$$[2^8]256 \Rightarrow (2^8 - x) \times 2^4$$

$$2^4 = 2^8 - x$$

$$x = 2^8 - 2^4 \Rightarrow 256 - 16$$

$$= 240$$



A processor has 16 register ( $R_0, R_1, \dots, R_{15}$ ) and 64 floating point registers ( $F_0, F_1, \dots, F_{63}$ ). It uses a 2-byte instruction format. There are four categories of instructions: Type-1 Type-2 Type-3 and Type-4. Type-1 category consists of four instructions, each with 3 integer register operands ( $3R_s$ ) Type-2 category consists of eight instructions, each with 2 floating point register operands ( $2f_s$ ). Type-3 category consist of fourteen instructions, each with one integer register operand and one floating point register operand ( $1R + 1F$ ). Type-4 category consists of  $N$  instructions, each with a floating point register operand ( $FR$ ). The maximum value of  $N$  is \_\_\_\_\_.

[GATE-2018 : 2 Marks]





A processor has 64 registers and uses 16-bit instruction format. It has two types of instructions: I-type and R-type. Each I-type instruction contains an opcode, a register name, and a 4-bit immediate value. Each R-type instruction contains an opcode and two register names. If there are 8 distinct I-type opcodes, then the maximum number of distinct R-type opcodes is \_\_\_\_.



[GATE-2020 : 2 Marks]



**THANK  
YOU!**

