COMPUTER SCIENCE




Computer Organization and Architecture

Memory Hierarchy

Cache Memory

Lecture_01







Memory Hierarchy

Cache Memory



De Introduction of COA.

Let Machine Instruction 2 Addorsessing Mode

13 Floating Point Representation

A Micro operation & Control Unit

Pipelining & its Hazards.

(3) Cache Memory

(4) Disk & Ib Org



Digital

1 Carry Flag

2 Parity Flag

(3) Auxilliary Corry Flag

Sign Flog 966

MUX

Decoder

2 Number Multiplication

CHIP select - Addition




2" X m

n: Number of Address line (A:L)

m: Number of Data line (D.1)

· N bit A.L Can Represent 2ⁿ Memory Cells.





Address line is 28 bit then what is the Memory Size?

(i) 28 bit A.L = 28 cells

Byte relativeMobble = 228 Byte

= 228 MByte

.


In BAM CARP relanes Data stored Byke wise. Moro Addressable Addressable es 8GB 3 8 ch Moredy

Cache Memory.

Memory Hierarchy




Hierarchy design organize the system supported memory into 4 levels to minimize the Accessing times. They are:





Register Capacity is low & its Penbormance is Fast.


Performance of I




Hit Ratio = Number of Hit
Total Number of Access.


(3) If Cache Hit Ratio 80.1.

Head means 80.1. Reference found in the Cache











- . CPV generated Request initially Refer to the Cache
- . It the Reference [Respective Data] found in the Galled that is called that. [Operation is called that] then Respective Data is given from Gule to CPU in the form of Woods.
- · If Reference Not found in the Called Cache Miss, then Reference is forwarded to Main Memory.



To the Reberence bound in the Main Memory than its Called Main Memory Hit OR Page Hit, then Respective Data is transfered from Main Memory to Cache in the born of Blocks & Cache to CPU in the born of Words.

. It the Reference is Not found in the Main Memory than its Called MM Miss OB Page fault then Reference forward to Secondary Memory. Secondary Memory is the Last level of Memory in Which Hit Rotio always 1.



So Respective Data is translated from Becondary Memory to Main Memory in the form of Pages, main Memory to Cache Memory in the form of Block of Cache to CPU in the form of Woods.

The Process of transfer the Data from Main Memory to Cache Memory is Called Mapping.

Type of Memory Org



- 1. Simultaneous Access Memory Org.
- 2. Hierarchical Access Memory Org.

Type of Memory Org



1. Simultaneous Access Memory Org.

Type of Memory Org

Pw

2. Hierarchical Access Memory Org.



Calculate the average Access time with the cache access time 1ns, and main memory access time 100ns, Hit ratio 90%?
Using Hierarchical Access?






In a 2 level memory, level 1 memory is 5 times faster than level 2. and its access time is 10ns < Average Access Time. Let level 1 Access time is 20ns, What is the hit ratio? Using simultaneous Access org?









- 2 Access time = 150ns $T_{avg} = 30$ using simultaneous Access.
- (i) What is the Hit Ratio?
- (ii) If the Hit Ratio is mode to 100% then what is the Access time of L₁ & L₂ Memory?



If the above Question if $T_{\rm avg}$ is increased by 10% then what is % of change in Hit Ratio?





Assume that for a certain processor, a read request takes 50 nanoseconds on a cache miss and 5 nanoseconds on a cache hit. Suppose while running a program, it was observed that 80% of the processor's read requests result in a cache hit. The average read access time in nanoseconds is ______. [GATE - 2015]







