

COMPUTER SCIENCE



Computer Organization and Architecture

Introduction of COA

Lecture_02



Vijay Agarwal sir

**TOPICS
TO BE
COVERED**

o1

Instruction Cycle

o2

System Bus

Computer Generation

CO & CA

Component of the Computer.

① CPU

② Memory

③ I/O

Registers

PC

MAR/AR

MBR/MDR/DR

IR

AC

PSW

SP

GPR

Instruction Cycle

① Fetch cycle [mem to CPU (IR)]

② Execute cycle

- Decode
- Execute.



Computer works on Stored Program Concept.




Von Neumann Architecture.

Component of Computer



- (1) CPU
- (2) Memory
- (3) Input/output





Instruction Cycle

Instruction Cycle

The process required to execute the Instruction.

(or)

Instruction cycle describe the execution sequence of the instruction.

Instruction Cycle contain 2 sub cycle.

1) Fetch cycle

2) Execute cycle

Decode

Execute

Instruction Cycle



Fetch Cycle

The Objective of Fetch Cycle is to Fetch the

V.V. Imp
Note Instruction From Memory to CPU. [MEM to CPU (IR)]

At the End of Fetch Cycle Program Counter [PC] is update then PC Denotes the Next Instruction Starting Address.


Instruction Cycle



IF I_1
 I_2
 I_3 Only Fetched then PC Denoted
 I_4 the Starting address of Next Instruction (I_4).


Execute Cycle

To Process (to execute) the Fetched Instruction.



1000 I₁ LOAD [5000]
 $AC \leftarrow M(5000)$

Execute cycle



1000 (I_1) LOAD $m(5000)$
 $AC \leftarrow m(5000)$

Steps in Instruction Cycle



Fetch cycle { 1) IAC (Instruction Address Calculation)
2) IF (Instruction Fetch)


Execute cycle { Decode { 3) Decoding (Analysis of Instruction
(What opcode, how many operand,
where operands are available))
4) OAC (Operand Address Calculation)
5) OF(DATA Operand Fetch)

Execute { 6) DP (Data Processing)
7) Result Storage

Fetch Cycle



- ❑ At the beginning of each instruction cycle the processor fetches an instruction from memory
- ❑ The program counter (PC) holds the address of the instruction to be fetched next
- ❑ The processor increments the PC after each instruction fetch so that it will fetch the next instruction in sequence
- ❑ The fetched instruction is loaded into the instruction register (IR)
- ❑ The processor interprets the instruction and performs the required action.





BASIC INSTRUCTION CYCLE

Instruction Cycle with Interrupt Cycle:

- ① Fetch cycle
- ② Execute Cycle
- ③ Interrupt Cycle

Note After Completion of current Instruction Execution, Interrupt will be served.






Instruction cycle with Interrupts

Note

When Interrupt occurs During the execution of the Instruction then its PUSH the PC [Program Counter] value into the Stack (as a Return address) & Control transfer to ISR.



& Control Transferred to ISR.

MEMORY

① Word Addressable

1 cell = 1 Word

cells

1 Word (32 bit)
1 Word (32 bit)
1 Word (32 bit)
1 Word (32 bit)

② Byte Addressable

1 cell = 1 Byte
(8 bit)

cells

8 bit (1 Byte)
8 bit (1B)
8 bit (1B)
8 bit (1B)
8 bit
8 bit
8 bit
8 bit

8 bit = 1 Byte

1 Word Size = 32bit

If its Word Addressable
then

1 cell = 32bits

cell 0	32bit
cell 1	32bit

If its Byte Addressable
then 1 cell = 8bit

1 cell = 8 bit
(1 Byte)
for 32 bit

8bit = 1 Byte

32bit = 4 Byte
[4 cell]

We Know

In 1 kilo = 1000 meter
meter

5600 meter = 5.6 km

Q If word length is 32 bit

$1 \text{ cell} = 1 \text{ Word}$

Size
 $I_1: 1 \text{ Word}$
 $I_2: 1 \text{ Word}$

Starting address 2000 then

$1 \text{ cell} = 8 \text{ bit} (1 \text{ Byte})$

(32 bit)
 $1 \text{ Word} = 4 \text{ Byte}$
 $\rightarrow 4 \text{ cells}$

if memory

Word Addressable

if memory is
Byte Addressable

cells

2000	$I_1 (32 \text{ bit})$
2001	$I_2 (32 \text{ bit})$
2002	(32 bit)

cells

2000-2003

2004-2007

2000	I_1	$\left[\begin{matrix} 2000 \\ \vdots \\ 2003 \end{matrix} \right]$
2001	I_1	
2002	I_1	
2003	I_1	
2004	I_2	
2005	I_2	
2006	I_2	
2007	I_2	

$1 \text{ Word} = 32 \text{ bit}$

$1 \text{ Word} = 4 \text{ Byte}$

2000-2003

I_1

Word Addressable $[1 \text{ cell} = 1 \text{ Word}]$

Q.1

Consider the following program segment execute on Hypothetical processor. [4 Marks]

Assume that program is stored in the memory address 1000 (Decimal) onwards. During the execution of I_6 what could be value present in the Program counter. Assume that word size is 32 bit & memory is Byte Addressable?

Instruction	Size (in words)
I_1	2
I_2	1
I_3	1
I_4	3
I_5	1
I_6	2
I_7	1

① ② ③ ④ ⑤ ⑥ ⑦ ⑧
1000, 01, 02, 03, 04, 05, 06, 1007

1 Word = 32 bit
= 4 Byte

During Execution of I_6

↓ After Fetch cycle
PC denote
Starting address of Next (I_7)

3 Word \Rightarrow 12 Byte

Q.2

Consider the following program segment execute on Hypothetical processor.

[4 Marks]



Assume that word size is 32 bit & memory is word addressable.

The program is stored in the memory at address 1000 (Decimal) onwards. During the execution of I_5 . What could be value present in the program counter?

Instruction	Size (in words)
I_1	2
I_2	1
I_3	1
I_4	3
I_5	1
I_6	2
I_7	1

1000-1001

1002

1003

1004-1005-1006

1007

1008-1009

1010

When I_5 executing then PC will denote starting address of Next Instrⁿ (I_6)

1000	I_1 (32bit)
1001	I_1
1002	I_2
1003	I_3
1004	I_4
1005	I_4
1006	I_4
1007	I_5
1008	I_6
1009	I_6

Q.

Consider the following Program Segment for a hypothetical CN.

Instruction	Meaning	Instruction size (in words)	IF & Decode	+ Execute
I ₁ MOV r ₀ , 2000	$r_0 \leftarrow M[2000]$	3	3 × 3	+ 4 = 13
I ₂ MOV r ₁ , 3000	$r_1 \leftarrow M[3000]$	3	3 × 3	+ 4 = 13
I ₃ MUL r ₀ , r ₁	$r_0 \leftarrow r_0 * r_1$	1	1 × 3	+ 6 = 9
I ₄ MOV 6000, r ₀	$M[6000] \leftarrow r_0$	3	3 × 3	+ 4 = 13
I ₅ HALT	Machine Halt	1	1 × 3	+ = 3

Let the Clock Cycle required for various operation be as follows:

Instruction Fetch & Decode: 3 clock cycle per word

- MUL with both operand & stored in register: 6 Clock Cycle.
- Register to/from memory transfer: 4 clock cycle

The total number of clock cycle required to execute the program is___

51 cycle

Q.

Consider the following program segment for a hypothetical CPU Having three users registers R1, R2 and R3.

[GATE-2 Marks]



Instruction	Operation	Instruction size (in words)
MOV R1, 5000	$R1 \leftarrow \text{Memory}[5000]$	2
MOVR2, (R1)	$R2 \leftarrow \text{Memory}[(R1)]$	1
ADD R2, R3	$R2 \leftarrow R2 + R3$	1
MOV 6000, R2	$\text{Memory}[6000] \leftarrow R2$	2
HALT	Machine Halts	1

Consider that the memory is word addressable with size 32 bits and the program has been loaded starting from memory location 1000 (decimal). If an interrupt occurs during the ADD instruction, what will be the return address pushed on to the stack

- (a) 1007 (b) 1004 (c) 1005 (d) 1016

GATE
6 marksI₁
I₂
I₃
I₄
I₅

Explanation

Solⁿ

Interrupt occur During the Execution of ADD Instⁿ (I₃)

When I₃ ^{only} Fetch Before the Execution then

PC having I₄ Starting Address.

So PC Value = 1004

When Interrupt occur During execution of I₃ then its Push the PC value [1004] into the stack as a Return address.

Q.



Consider the following program segment for a hypothetical CPU Having three users registers R1, R2 and R3.

[GATE-2 Marks]

Instruction	Operation	Instruction size (in words)	
MOV R1, 5000	$R1 \leftarrow \text{Memory}[5000]$	2	1000 - 1007
MOV R2, (R1)	$R2 \leftarrow \text{Memory}[(R1)]$	1	1008 - 1011
ADD R2, R3	$R2 \leftarrow R2 + R3$	1	1012 - 1015
MOV 6000, R2	$\text{Memory}[6000] \leftarrow R2$	2	1016 - 1023
HALT	Machine Halts	1	1024 - 1027

I₁
 I₂
 I₃
 I₄
 I₅
 (a) 1007
 (b) 1020
 (c) 1024
 (d) 1028

Ans 1024

Consider that the memory is **Byte** addressable with size 32 bits and the program has been loaded starting from memory location 1000 (decimal). If an interrupt occurs while the CPU has been halted after executing the MOV 6000, R₂ instruction,

the return address (in decimal) saved in the stack will be
 (a) 1007 (b) 1020 (c) 1024 (d) 1028

Q.

Consider the following program segment for a hypothetical CPU Having three users registers R1, R2 and R3.

[GATE-



2 Marks]

Instruction	Operation	Instruction size (in words)
MOV R1, 5000	$R1 \leftarrow \text{Memory}[5000]$	2
MOV R2, (R1)	$R2 \leftarrow \text{Memory}[(R1)]$	1
ADD R2, R3	$R2 \leftarrow R2 + R3$	1
MOV 6000, R2	$\text{Memory}[6000] \leftarrow R2$	2
HALT	Machine Halts	1

+ Execute

+ 3 = 7

+ 3 = 5

+ 1 = 3

+ 3 = 7

+ 0 = 2

Let the clock cycles required for various operations be as follows:

Register to/from memory transfer:

3. Clock cycles.

ADD with both operand in register

1. Clock cycle

Instruction fetch and decode:

2. Clock cycles per word.

The total number of clock cycle required to execute the program is

(a) 29 (b) 24 (c) 23 (d) 20

24 clock cycle

COMMON DATA QUESTION (5 - 7)



Consider the following program segment, Here R1, R2 and R3 are the general purpose register.

Instruction	Operation	Instruction size (no. of words)	
MOV R1, (3000)	$R1 \leftarrow M[3000]$	2	1000 - 1007
LOOP:			
MOV R2, M[R3]	$R2 \leftarrow M[R3]$	1	1008 - 1011
ADD R2, R1	$R2 \leftarrow R1 + R2$	1	1012 - 1015
MOV (R3), R2	$M[R3] \leftarrow R2$	1	1016 - 1019
INC R3	$R3 \leftarrow R3 + 1$	1	1020 - 1023
DEC R1	$R1 \leftarrow R1 - 1$	1	1024 - 1027
BNZ LOOP	Branch on not zero	2	1028 - 1035
HALT		Stop	

Assume that the content of memory location 3000 is 10 and the content of the Register R3 is 2000. The content of each of the memory locations from 2000 to 2010 is 100. The program is loaded from the memory location 1000. All the Numbers are in decimal.

Q.7

Assume that the memory is byte addressable and the word size is 32 bits. If an interrupt occurs during the execution of the instruction "INC R3", what ^(PC value) return address will be pushed on to the stack? [2 marks]

(a) 1005

(b) 1020

☒ (c) 1024

(d) 1040





**THANK
YOU!**

