

# COMPUTER SCIENCE



## Computer Organization and Architecture

### Cache Memory

Lecture\_03

Vijay Agarwal sir







TOPICS  
TO BE  
COVERED

o1

Memory Access

o2

Cache Memory

# Memory Hierarchy

## Cache memory

- ↳ Simultaneous Access
- ↳ Hierarchical Access

## Locality of Reference [L.O.R]

- (i) Temporal LOR
- (ii) Spatial LOR

Type of Cache  
Numerical.



# LOR [Locality of Reference]

□ Access the higher level of memory Data from level 1 Memory is called L.O.R.,

(1) Temporal LOR

(2) Spatial LOR.

(1) Temporal LOR: means the same word in the same block is reference by the CPU in near future (Frequently)[Eg: LRU]

Or

Same data which access again and again then that type of data stored in Temporal LOR.

## LOR [Locality of Reference]

- (2) Spatial LOR means adjacent word in the same block is referenced by the CPU in a sequence.

# L.O.R

Medical Store



10pc Medicine

Only for 1 time u go Medical store  
9pc Medicine is Near by you  
at ur Home.

42

29

Till Now: 71 GATE QUESTION

30 → Cache

10 → Disk & DMA

111 + GATE PYQ in class.



# Type of Memory Org




## 1. Simultaneous Access Memory Org.

$$H_1 T_1 + (1 - H_1) \underbrace{H_2}_{\text{last level hit ratio} = 1} (T_2)$$

$$T_{avg} = H t_1 + (1 - H) t_2$$

if in term of  
Cache & Main  
Memory  
then  $T_{avg}$  }

$$T_{avg} = h t_c + (1 - h) [t_m]$$



# Type of Memory Org



## 1. Simultaneous Access Memory Org.

1 Word Access time =  $T_{avg}$

$$\begin{array}{l} \# \text{ Words/sec} \\ \text{(Data transfer Rate)} \\ \text{OR} \\ \text{Performance} \end{array} = \frac{1}{T_{avg}}$$



# Type of Memory Org



## 2. Hierarchical Access Memory Org.

$$T_{avg} = h \times t_c + (1-h) (t_m + t_c)$$

↓ (OR)

$$T_{avg} = \underline{t_c} + (1-h) t_m$$

$$\cancel{h t_c} + t_m + \underline{t_c} - \cancel{h t_m} - \cancel{h t_c} \\ \boxed{t_c + (1-h) t_m}$$

$$\cancel{h t_c} + (1-h) t_m + t_c - \cancel{h t_c} \\ t_c + (1-h) t_m$$

$t_c$ : Cache Mem Access time

$t_m$ : Main Memory Access time

$h$ : Cache Hit Ratio.

$(1-h)$ : Cache Miss Ratio



# Type of Memory Org

## 2. Hierarchical Access Memory Org.

3 level



Hit Ratio  $\epsilon_1 = h_1$   
Miss Ratio  $(m_1) = (1-h_1)$

$$T_{avg} = h_1 t_1 + \underbrace{(1-h_1)}_{\text{miss rate}} h_2 (t_2 + t_1) + \underbrace{(1-h_1)}_{\text{miss rate}} \underbrace{(1-h_2)}_{\text{miss rate}} \underbrace{h_3}_{\text{last level hit ratio always } = 1} (t_3 + t_2 + t_1)$$

OR

$$T_{avg} = h_1 t_1 + \underbrace{m_1}_{\text{miss rate}} h_2 (t_2 + t_1) + m_1 \underbrace{m_2}_{\text{miss rate}} (t_3 + t_2 + t_1)$$

$m_i$ : miss Ratio of level  $i$ .

$$h_3 = 1$$

Last Level Hit Ratio = 1

$m_1$ : Miss Ratio of level 1  $(1-h_1)$

$m_2$ : Miss Ratio  $(1-h_2)$  of level 2



# Type of Memory Org

## 2. Hierarchical Access Memory Org.

1 Word Access time =  $T_{avg}$

$$\begin{array}{l} \text{Data transfer Rate} \\ \text{(Performance)} \\ \text{efficiency} \end{array} = \frac{1}{T_{avg}} \quad \# \text{Words/sec}$$



Remember

$$1 \text{ Inst}^n \text{ ET} = \frac{5.51 \times 10^{-9} \text{ sec}}{5.51 \text{ nsec}}$$

In 1 sec  $\rightarrow$  #Inst<sup>n</sup>


$$\frac{5.51 \times 10^9 \text{ sec}}{5.51} \text{ 1 Inst}^n$$

$$1 \text{ sec} \rightarrow \frac{1}{5.51} \times 10^9 \text{ Inst}^n/\text{sec}$$

$$\begin{array}{l} \frac{1000 \times 10^6}{5.51} \\ = 18164 \text{ MIPS} \end{array}$$




If Locality of Reference is Considered.



CPU Always Access the Data from the Cache (Faster/Level 1) memory. If there is a Miss in Level 1 Memory & Hit in Level 2 (mm) <sup>Slower Compare to L1</sup> then One Complete Block is transfer from L2 Memory to L1 Memory & addressed word (which Request/Demand) by the CPU given From Faster (Level 1/Cache) Memory.



## If Locality of Reference is Considered.



Case

- ① Block Size 1 word
- ② Block Size More than 1 word (Assume  $n$  words)

Case I: If Block Size is 1 word

$$TB = T_2$$

Case II: If Block Size is  $n$  words

$$TB = n \times T_2$$

TB: Block Transfer time  
from L2 Memory to L1 Memory.



## 600 2 level

$$T_{avg} = h_1 t_1 + (1-h_1) h_2 (t_2 + t_1)$$

①

$$T_{avg} = h t_1 + (1-h) (\underline{t_2} + t_1)$$

OR

$$T_{avg} = t_1 + (1-h) t_2$$

Locality of Reference.

$$T_{avg} = h t_1 + (1-h) (\underline{TB} + t_1)$$

OR

$$T_{avg} = t_1 + (1-h) TB$$




If for 3 level

$$T_{avg} = h_1 t_1 + (1-h_1) h_2 (t_2 + t_1) + (1-h_1)(1-h_2)(t_3 + t_2 + t_1)$$

$$T_{avg} = h_1 t_1 + (1-h_1) h_2 (t_2 + t_1) + (1-h_1)(1-h_2) (t_3 + t_2 + t_1)$$

Locality of Reference.

$$T_{avg} = h_1 t_1 + (1-h_1) h_2 (TB_1 + t_1) + (1-h_1)(1-h_2) (TB_2 + TB_1 + t_1)$$





Q.



In a 3 level memory, level 1 memory Access time is  $T_1$ , level 2 memory Access time is  $T_2(TB_1)$  and level 3 memory Access time is  $T_3(TB_2)$ . Hit ratio of level 1 is  $h_1$  and Hit ratio of level 2 is  $h_2$ . What is the average Access time Using Hierarchical Access?

(i) If there is a hit in level1 ( $h_1=100\%$ ).  $h_1=1$

(ii) If there is a miss in level1 & hit in level2 ( $h_2=100\%$ ).  $h_2=1$  4  $(h_1=0)$

(iii) If there is a miss in level1 and Level 2 & hit in level3.

$$T_{avg} = H_1 T_1 + (1-H_1) H_2 (T_2 + T_1) + (1-H_1)(1-H_2)(T_3 + T_2 + T_1)$$

Locality of Reference OR

$$T_{avg} = H_1 T_1 + (1-H_1) H_2 (TB_1 + T_1) + (1-H_1)(1-H_2)(TB_2 + TB_1 + T_1)$$



$$\text{Hit} + \text{Miss} = L$$

80.1. Hit that means 20.1. Miss.



(i)  $H_1 = 100\%$   $H_1 = L$

$(1-H_1) = \underline{0}$

$T_{avg} = \frac{H_1 T_1}{0} + \underbrace{(1-H_1)}_0 H_2 (T_2 + T_1) + \underbrace{(1-H_1)(1-H_2)}_{T_3+T_2+T_1}$

or  $T_{avg} = \underbrace{H_1 T_1} + (1-H_1) \underline{H_2} (TB_1 + T_1) + (1-H_1)(1-H_2) (TB_2 + TB_1 + T_1)$

(i)  $H_1 = L$   $(1-H_1) = 0$   
 $T_{avg} = T_L$  Ans

$T_{avg} = T_L$  Ans

(ii)  $H_2 = L$   $H_1 = 0$   
 $T_{avg} = T_2 + T_L$  Ans

$T_{avg} = TB_1 + T_L$  Ans first block transferred from  $L_2$  to  $L_1$  ( $TB_1$ ) then respective (Requested) word given  $L_1$  to CPU ( $T_L$ )

(iii)  $H_1 = 0$   $H_2 = 0$   $H_3 = L$   
 $T_{avg} = T_3 + T_2 + T_1$  Ans

$T_{avg} = TB_2 + TB_1 + T_L$  Ans



Q.



In a 2 level memory, level 1 memory Access time is 30ns and level 2 memory Access time is 250ns/word. Hit ratio of level 1 is 90%. If there is a miss in level 1 then 4word block must be transferred(moved) from level 2 into level 1 and then addressed word is given to CPU. What is the average Access time?

$$h_2 = 1$$

$$h = 90\%$$

$$h = 0.9$$

$$T_1 = 30 \text{ nsec}$$

$$T_2 = 250 \text{ nsec/word}$$

$$\text{Block Size} = 4 \text{ word}$$

$$TB_L = 4 \times 250 = 1000 \text{ nsec}$$

$$T_{avg} = h t_1 + (1-h) (t_2 + t_L)$$

OR

$$T_{avg} = t_1 + (1-h) t_2^{TB_L}$$

$$\Rightarrow 0.9 \times 30 + (1-0.9) (1000 + 30)$$

(Complete  $T_2$ )

$$27 + 103 = 130 \text{ nsec} \text{ Ans}$$

OR

$$30 + (1-0.9) 1000 = 30 + 100 = 130 \text{ nsec} \text{ Ans}$$



Q.



Assume that for a certain processor, a read request takes 50 nanoseconds on a cache miss and 5 nanoseconds on a cache hit. Suppose while running a program, it was observed that 80% of the processor's read requests result in a cache hit. The average read access time in nanoseconds is \_\_\_\_\_. [GATE - 2015]

$$\begin{aligned} T_{avg} &= 0.80 \times 5 + (1 - 0.80) \times 50 \\ &= 4 + (0.20) \times 50 \\ &= 4 + 10 \end{aligned}$$

$$T_{avg} = 14 \text{ nsec} \quad \underline{\text{Ans}}$$



Assume that for a certain processor, a read request takes 50 nanoseconds on a cache miss and 5 nanoseconds on a cache hit. Suppose while running a program, it was observed that 80% of the processor's read requests result in a cache hit. The average read access time in nanoseconds is 14 nsec.

(i) What is Data Transfer rate (performance) of this memory system  
(in words/sec)?

(ii) What is Bandwidth required of this memory system if word size is 8bit?

$$T_{avg} = 14 \text{ nsec}$$

$$(i) \text{ Data transfer Rate} = \frac{1}{T_{avg}} \text{ words/sec}$$

$$= \frac{1}{14 \times 10^{-9}} \text{ words/sec}$$

$$= \frac{1}{14} \times 10^9 \text{ words/sec}$$

$$\Rightarrow \frac{1000 \times 10^6}{14} \text{ words/sec}$$

$$\Rightarrow 71.42 \times 10^6 \text{ words/sec}$$

$$\Rightarrow 72 \text{ Millions words/sec}$$

$$\text{OR } 71.42 \text{ Millions words/sec} \text{ Ans}$$



72 millions word/sec.

Word Size = 8bit

(ii) Bandwidth =  $72 \times 10^6 \times \underline{8 \text{ bit}} / \text{sec}$   
 $= 576 \text{ Mbits/sec}$   
 $\Rightarrow 72 \times 10^6 \text{ Byte/sec}$

$\Rightarrow 72 \text{ MBps}$  @  $71.43 \text{ MBps}$ .



Q.2



A cache memory that has a hit rate of 0.8 has an access latency 10 ns and miss penalty 100 ns. An optimization is done on the cache to reduce the miss rate. However, the optimization results in an increase of cache access latency to 15 ns, whereas the miss penalty is not affected. The minimum hit rate (rounded off to two decimal places) needed after the optimization such that it should not increase the average memory access time is \_\_\_\_.

[GATE 2022 : NAT]

$$h = 0.8 \quad (1-h) = 0.2$$

$$\text{Cache Access time } (t_c) = 10 \text{ ns}$$

$$\text{Miss Penalty (MM Access time)} \quad t_m = 100 \text{ ns}$$

$$T_{avg} = t_c + (1-h) t_m$$

$$= 10 + (1-0.8) 100 = 10 + 0.2(100)$$

$$T_{avg} = 30 \text{ ns}$$

$$T_{avg} = h * t_c + (1-h) (t_m + t_c)$$

$$= 0.8 \times 10 + (1-0.8) (100 + 10)$$

$$= 8 + 0.2(110)$$

$$= 8 + 22$$

$$T_{avg} = 30 \text{ ns}$$



Optimization:  $\Rightarrow$  Avg & Miss Penalty Not Affected (Remain Same)  
 $h_{new} = ?$

$$t_{new} = 15 \text{ nsec}$$

(MP) Miss Penalty Not affected

$$\text{ie } M.P / t_m = \underline{100 \text{ nsec}}$$

(Not affected)  $t_{avg} = \underline{30 \text{ nsec}}$

$$T_{avg} = t_{new} + (1 - h_{new}) (t_m)$$

$$30 = 15 + (1 - h_{new}) 100$$

$$30 = 15 + 100 - 100h_{new}$$

$$85 = 100h_{new}$$

$$T_{avg} = h_{new} \times t_{new} + (1 - h) (t_m + t_{new})$$

$$30 = h_{new} \times 15 + (1 - h_{new}) (100 + 15)$$

$$30 = 15h_{new} + 115 - 115h_{new}$$

$$85 = 100h_{new}$$

$$h_{new} = \frac{85}{100} = \underline{0.85} \text{ Avg}$$

$$h_{new} = \frac{85}{100}$$

$$h_{new} = 0.85 \text{ Avg}$$



NAT ③



A direct mapped cache memory of 1 MB has a block size of 256 bytes. The cache has an access time of 3 ns and a hit rate of 94%. During a cache miss, it takes 20 ns to bring the first word of a block from the main memory, while each subsequent word takes 5 ns. The word size is 64 bits. The average memory access time in ns (round off to 1 decimal place) is 13.5 ns [GATE-2020]

Block Size = 256 Byte

$t_c$  (Cache Access) = 3 ns

Word Size = 64 bit  $\approx$  8 Byte

# Words =  $\frac{256B}{8B} = 32 \text{ Words}$

$h = 0.94$

If Cache miss  
first word = 20 ns  
mm to cache

Each  
Subsequent word = 5 ns  
takes

$$\begin{aligned} T_{avg} &= 0.94 \times 3 + (1 - 0.94) [3 + 20 + 31(5 \text{ ns})] \\ &= 2.82 + 0.06 (3 + 20 + 155) \\ &= 2.82 + 0.06 (178) \\ &= 13.5 \text{ ns} \quad \underline{\text{Ans}} \end{aligned}$$



(Max <sup>Data</sup> Transfer Rate)

$$\text{Bandwidth} = 10 \text{ MByte/sec}$$

$$\text{In 1 sec} = 10 \times 10^6 \text{ Byte } \underline{\underline{\text{Per Second}}}$$



Q If the cycle time of the Memory is 500 nsec.  
then what is the Bandwidth? (The Maximum <sup>for which</sup> Memory  
Can Access — Byte/sec?)

Sol<sup>n</sup> 500 nsec (cycle time) Access — 1 Byte

In 1 sec —  $\frac{1}{500 \times 10^{-9}}$  Byte/sec

$$\Rightarrow \frac{1}{500} \times 10^9 \text{ Byte/sec}$$

$$\Rightarrow \frac{1000 \times 10^6}{500} \text{ Byte/sec} \\ \text{@ } 16 \text{ Mbits/sec} \\ = \underline{\underline{2 \text{ MBps}} \text{ Ans}}$$



NAT



A certain processor deploys a single-level cache. The cache block size is 8 words and the word size is 4 bytes. The memory system uses a 60-MHz clock. To service a cache miss, the memory controller <sup>①</sup>first takes 1 cycle to accept the starting address of the block, it then <sup>②</sup>takes 3 cycles to fetch all the eight words of the block, and <sup>③</sup>finally transmits the words of the requested block at the rate of 1 word per cycle. The maximum bandwidth for the memory requested block at the rate of 1 word per cycle. The maximum bandwidth for the memory system when the program running on the processor issues a series of read operations is 160 × 10<sup>6</sup> bytes/sec. [GATE-2019-CS: 2M]

Ans (160)



Cache Block Size = 8 Words

1 Word Size = 4 Byte

Cache Block Size = 8 Words  
 $\Rightarrow 8 \times 4 \text{ Byte}$

~~Cache Block Size = 32 Byte~~

Total Time Taken  
to Transfer Block

$$= \overset{\text{(Accept)}}{1 \text{ Cycle}} + \overset{\text{(Complete 8 Words)}}{3 \text{ Cycle}} + \underline{8 \text{ Cycle}}$$

$$= \underline{12 \text{ Cycle}}$$

$$= 12 \times \frac{1}{60} \mu\text{sec} = \frac{1}{5} \times 10^{-6} \text{ sec}$$

Clock Frequency = 60 MHz

$$\text{Cycle time} = \frac{1}{60 \times 10^6} \text{ sec}$$

$\frac{\text{Transfer}}{1 \text{ word/cycle}}$  So 8 word  
 $\downarrow$   
8 cycle

12 Cycle  $\longrightarrow$  32 Byte

$12 \times \frac{1}{60 \times 10^6} \text{ sec}$   $\longrightarrow$  32 Byte

In 1 sec  $\longrightarrow \frac{32 \text{ Byte}}{12 \times \frac{1}{60 \times 10^6}}$

$$\text{Cycle time} = \frac{1}{60 \times 10^6} \text{ sec.}$$

$$\Rightarrow \frac{32 \text{ B} \times \cancel{60} \times 10^6}{12} \text{ Byte/sec}$$


$$= 160 \times 10^6 \text{ B/k/sec} \underline{\underline{\text{Ans}}}$$



NAT ⑤



A file system uses an in-memory cache to cache disk blocks. The miss rate of the cache is shown in the figure. The latency to read a block from the cache is 1 ms and to read a block from the disk is 10 ms. Assume that the cost of checking whether a block exists in the cache is negligible. Available cache sizes are in multiples of 10 MB.



The smallest cache size required to ensure an average read latency of less than 6 ms is

30 MB. Ans

[GATE-2016(Set2)-CS: 2M]

Cache Access time  $[t_c] = 1 \text{ msec}$

Main Memory Access time  $(t_m) = 10 \text{ msec}$ . Hit Rate = 0.2.

When Cache Size 10 MB then Miss Rate 80% [0.8]

$$\begin{aligned} T_{avg} &= h \times t_c + (1-h) (t_m + t_c) \Rightarrow 0.2 + 0.8(11) \\ &= 0.2 \times 1 + 0.8(10+1) = 0.2 + 8.8 = \underline{9 \text{ msec}} \end{aligned}$$



Case II When Cache Size = 20MB

$$h = 0.4$$

then Miss Rate  $(1-h) = 60\%$  (0.6)

$$T_{avg} = h \times t_c + (1-h)(t_m + t_c) = 0.4 \times 1 + 0.6[10+1] \Rightarrow 0.4 + 6.6$$

$$T_{avg} = 7 \text{ msec}$$

When Cache Size is 20MB.

Case III: Cache Size = 30MB then Miss = 40%. Hit = 0.6

$$T_{avg} = h t_c + (1-h)(t_m + t_c) \Rightarrow 0.6 \times 1 + 0.4 \overset{1+10}{(11)} = 0.6 + 4.4 = 5 \text{ msec}$$

$$T_{avg} = 5 \text{ msec}$$

When Cache Size is 30MB.  
→ Smallest



Case IV : Cache Size = 40MB then Miss Rate 35%. Hit = 0.65

$$T_{avg} = 0.65 \times 1 + 0.35(11)$$

$$T_{avg} = 4.5 \text{ msec} \quad \text{When Cache is } \underline{40 \text{ MB}}$$

Case V : When Cache Size = 50MB then Miss = 0.3 Hit = 0.7

$$T_{avg} = 0.7 \times 1 + 0.3(11) \\ = 0.7 + 3.3$$

$$T_{avg} = 4 \text{ msec} \quad \text{When Cache is } \underline{50 \text{ MB}}$$





**THANK  
YOU!**

