# COMPUTER SCIENCE




Computer Organization and Architecture

Machine Instruction and Addressing Modes

Expand Opcode Technique

Lecture\_04







Expand Opcode Technique

Addressing Modes



## Instruction Format

OPCODE OPERAND Reference

Opcode =) operational Code

nemony Register



# Based on the ALU openand

- 1) STACK Based org
- 2) Accumbation Bosed org.
- (3) Greneral Register Org.

## Instruction Set Architecture



CUP Organization is classified into 3 types based on the availability of ALU Operand (Data) (AF: Address field or AI: Address Instruction)

- 1. Stack-CPU [OAF]
- Accumulator-CPU [1AF]
- 3. General Register organization
  - Reg-Memory reference CPU [2AF]
  - ii. Reg-Reg reference CPU [3AF]

## Stack Organization



Q.

Consider a 32 bit Hypothetical Processor which use STACK-CPU. Which support 1 Word opcode and 24 bit address following statement is executed on a STACK-CPU (Stack is Initially Empty)

$$X = (A + B) \times (C + D)$$

## Stack Organization



$$X = (A + B) \times (C + D)$$

$I_1$ :	<b>PUSH</b>	Α	$TOS \leftarrow A$
I <sub>2</sub> :	<b>PUSH</b>	В	$TOS \leftarrow B$
I <sub>3</sub> :	ADD		$TOS \leftarrow (A + B)$
$I_4$ :	<b>PUSH</b>	C	$TOS \leftarrow C$
I <sub>5</sub> :	PUSH	D	$TOS \leftarrow D$
I <sub>6</sub> :	ADD		$TOS \leftarrow (C + D)$
I <sub>7</sub> :	MUL		$TOS \leftarrow (C + D) \times (A + B)$
Io:	POP	X	$M[X] \leftarrow TOS$

8 Machine Instruction Required (Stack-CPU)

# Single Accumulator Organization



```
ALU Operation: Destination Source 2

AC AC R8 Menn

(9) (A+B)

LOAD A; ACEM(A)

ADD B; ACEAC+M(B)
```





$$X = (A + B) \times (C + D)$$

LOAD  $AC \leftarrow M[A]$ Α  $I_1$ : ADD  $AC \leftarrow AC + M[B]$ В  $I_3$ : STORE  $M[T] \leftarrow AC$  $I_4$ : LOAD  $AC \leftarrow M[C]$ C  $AC \leftarrow AC + M[D]$ I<sub>5</sub>: ADD D I<sub>6</sub>: MUL $AC \leftarrow AC \times M[T]$ STORE  $M[x] \leftarrow AC$ 

7 Machine Instruction Required (AC-CPU)

# General Register Organization



Reg-Mem Reb.
$$X = (A + B) \times (C + D)$$

I <sub>1</sub> :	MOV	R1, A	$R1 \leftarrow M[A]$
I <sub>2</sub> :	ADD	R1, B	$R1 \leftarrow R1 + M[B]$
I <sub>3</sub> :	MOV	R2, C	$R2 \leftarrow M[C]$
$I_4$ :	ADD	R2, D	$R2 \leftarrow R2 + M[D]$
I <sub>5</sub> :	MUL	R1, R2	$R1 \leftarrow R1 \times R2$
I <sub>6</sub> :	MOV	X, R1	$M[X] \leftarrow R1$

6 Machine Instruction Required (Reg-CPU)

## **RISC Instructions**



$$Reg - Reg Ref$$
  
 $X = (A + B) \times (C + D)$ 

LOAD	R1, A	$R1 \leftarrow M[A]$
LOAD	R2, B	$R2 \leftarrow M[B]$
LOAD	R3, C	$R3 \leftarrow M[C]$
LOAD	R4, D	$R4 \leftarrow M[D]$
ADD	R1, R1, R2	$R1 \leftarrow R1 + R2$
ADD	R3, R3, R2	$R3 \leftarrow R3 + R4$
MUL	R1, R1, R3	$R1 \leftarrow R1 \times R3$
<b>STORE</b>	X, R1	$M[X] \leftarrow R1$



Constant



(B) Instruction Set of Size = LL II Distinct operation Inst Performed So opcode: II = 2 = (4bit)

Memory (9) 4MB Memory than 22B then Mem AF = (22 bit)

Represent 25 Represent 25 Rg = Rg AF = 25 = 21 = (5bit)

n bit Signed Range = 
$$-\binom{n-1}{2}$$
 to  $+\binom{n-1}{2}$ 

Un Signed of no no no Range

(9) 45it Unexigned Range = 0 to 24-1

#### Note:



#### Immediate field is n bit

Unsigned Range = 
$$(0 \text{ to } 2^n - 1)$$
  
Signed Range =  $-(2^{n-1})$  to +  $(2^{n-1} - 1)$ 

### Example

If immediate field is 4 bit

Then unsigned range = 
$$(0 \text{ to } 2^4 - 1) \Rightarrow 0 \text{ to } 15$$
  
Signed Range =  $-(2^{4-1}) \text{ to } + (2^{4-1} - 1)$   
 $-(-8 + 7) \text{ Avg}$ 



A machine has a 32-bit architecture, with 1-word long instructions. It has 64 registers, each of which is 32 bits long. It needs to support 45 instruction, which have an immediate operand in addition to two register operands. Assuming that the immediate operand is an unsigned integer the maximum value of the immediate operand is \_\_\_\_. [GATE-2014 (Set-1)]

OPERE Regil Reg2 Immediate

6 6 6

GUREF = 2" = REGAF = 66it 45 first" = opwode = 66it

Donnestiate field = 32 - (6+6+6) = 32-18 = (14bit)


nbH Dheigned Range = 0 to 2" 1 (16383) Ang

$$2^{1}=2$$
 $2^{2}=4$ 
 $2^{3}=8$ 
 $2^{1}=16$   $(9-16)=45i+$ 
 $2^{5}=32(17+032)=56i+$ 
 $2^{6}=64$   $(33+064)=66i+$ 
 $2^{1}=128(67+0128)=76i+$ 
 $2^{8}=276(129+028)=85i+$ 
 $2^{9}=512(257+0512)=95i+$ 
 $2^{10}=1024(16)$ 

210=1K 220 - IM 230=19 20 = 1 Peta 260 = | EXO 200 = 12etta 200-1 yotta. Q.

A processor has 40 distinct instructions and 24 general purpose registers. A 32-bit instruction word has an opcode, two register operands and an immediate operand. The number of bits available for the immediate operand field is

## [GATE-2016 (Set-2)]



Q.

Consider a processor with 64 registers and an instruction set of size twelve. Each instruction has five distinct fields, namely, opcode, two source register identifiers, one destination register identifier, and a twelve-bit immediate value. Each instruction must be stored in memory in a byte-aligned fashion. If a program has 100 instructions, the amount of memory (in bytes) consumed by the program text is \_\_\_\_.

[GATE-2016 (Set-2): 2Marks]

OPCODE Reg1 Reg2 Reg3 Immediate Greed
4bit Gbit Gbit Gbit 12bit

Guregister = RegAF = 66it
Ingto Set = 12 = Opcode = 46it)

Instruction size = 4+6+6+6+12 -346it

Instruction Size = 34bits

Instruction Sive = (5 Ryte)


Program has 100 Instruction


Rogram Size = 100x 5 Byte

7500 Ryte Ang

100	117	
101	I	
102	I,	-> 5 Byte
103	I	
104	耳》	
26	) Next Ingla	
106		
107		
108		

- (B) Consider a 16bit Instrument with AF=7bit than How Many Dust operation can be subjected by
  - (i) 2AF => 4Mg
  - (ii) LAF = 512 Ave
  - (iii) DAF = 64k Am





Expand obcode Technique.

Lifixed Length Instruction.

Usuable Length optoble.


2AF LAF OAF

# Expand Opcode Technique



## **Expand Opcode Technique**

Expand opcode length is required in the fixed length instruction supported CPU Design to implement the various instruction with different formats.





OPLODE = BLit
AF = BLit

LAF: OP AF = (6 bit)

(8bit) 8

OAF OPWOF (86it)

(8bit)

oblade is variable length.

Fixed Length Instr

OPWDE-86H

LAF




Inghisix

OAF:




## (i) 1 Address Instruction Design:






8 bit



### (ii) 0 Address Instruction Design:







## **Fixed Length Instruction Supported CPU Design**



$$OPCODE = 8 bit$$

$$A.F = 8 bit$$


## (i) 1 Address Instruction Design:



Instruction Length Gixed

Opcode is variable length

## (ii) 0 Address Instruction Design:



# Expand opcode Technique.

: We Stoet from Primitive Inst.

(Smallest opcode bit)

I. Primitive Instr: Lowest obcode bit Wallah.

II. Derived Insta: Higher opcode bit

III. More Desired Iron = Highest opcode bit.

(G) Types Types, Types

# Expand obcode Technique

The Technique Used to generale Low order Instr After Allocation Higher order Instruction

# Expand Opcode Technique





- Primitive instruction means smallest opcode instruction.
- Step 1: Identify the primitive instruction in the CPU. According to the Question.
- Step 2: Calculate the total number of possible operation.
- Step 3: Identify the free opcode after allocating the existed instruction.
- Step 4: Calculate the number of Derived instruction possible by multiply

Free opcode × 2 Increment bit in opcode

Q.1

Consider a processor which support 6 bit instruction and 4 bit address field. If there exist 2 one address instruction then how many 0 address instruction can be formulated?






Descived Instruction

Step 1:

Step2: obcode: 25it then Total # operation in LAF =  $2^2 = (4 \text{ operation})$ 

In the Question Given we Used 2 LAddress Instr. using. Steps: Number of Free cipcode Alter Allocative LAF = 4-2 = (2) Free Free opcode X 2 increment bit in opcode Total # operation (in Derived Inst n OAF = 2 X 2 = 32 Open" [not" Any



# 3 bit obcode = 23 = 8 ober

000 -> Addition 001 -> Subtr Olo -> WAS OII -> AND 100 -> OR 101 -> XOR 110 DIV LOAD

Q.

Consider a processor which contain 8 bit word and 256 word memory. It support 3 word instruction. If these exist 254 2-address instruction and 256 1-address instruction then how many 0 address instruction can be formulated?

8bit Word

1 Word = 8 bit

Iward = I Byte

528 Word women

256 X 1B = 256B = 2 Byte

Word Size=1 Byte

3 Word Instr =

Dust Sise=3Wood = 3x8bit = 24hit Consider a processor which contain 8 bit word and 256 word word memory. It support 3 word instruction. If these exist 254


2-address instruction and 256 1-address instruction then how many 0 address instruction can be formulated?


(1) Primitive

(2) Desired

(3) Marce (Firether) Desired

OP AFI AF2





Step L: Identify the Primitive Ington

Step 2 Total # operation in  $2AF = 2^8 = 256$  operation.

Given 254 2AI USED. Steps: Number of Free oblade After Alberting 2AL = 256-254 Free oblode X 2 Increment bit in oblode  $2 \times 2 = 3 = 2 \times 2^8 = 2 = 512$ (166H) 86H

Total # operation in LAF (Degived Inst) = 512.

Given in the LAF = 256 operation Inst USED.

# Free obcode After Albocating LAF = 512 - 256 = 256

# #Free obecade in LAF (Delived) = (256 Free)

Further Derived	Increment bit
OPE OPENDE (24 bit)	Free x 2 in oblode oplode
Total # operation in _	24-16. 256 X 2
	256 X 28
	m = (258×28) Amp

Consider a processor which contain 8 bit word and 256 word memory. It support 3 word instruction. If these exist 254 2-address instruction and 256 1-address instruction then how many 0 address instruction can be formulated? Theths ise = Zubit AF = 8bit Desived Primitive Total # operation = 2 = 258 Given (2AF) = 254 Total # operation = 29=(512)  $=228\times3$ #Free = 253-254 =

= 512-28

More (Further) Derived. 24-16



Consider a processor with 16 bit instruction. Processor has 15 registers and support 2 address instruction and 1 address instruction. If processor support 256 1-address instruction then number of 2-address instruction are

A 128

B 192

C 240

D 248

#### Solution(c): 240



15 register =  $2^4$   $\Rightarrow$  Register A.F = 4 bit



OPCDE field = 
$$16 - (4 + 4) = 8$$
 bit  
So total number of 2 address instruction =  $2^8 = 256$   
Let 'x' 2 address instruction used

Number of free opcode =  $(2^8 - x)$ 

## 1 Address field

= 240



OPCODE	A.F
12 bit	4 bit

Total no of 1 address instruction = 
$$(2^8 - x) \times 2^{12-8}$$
  
 $[2^8]256 \Rightarrow (2^8 - x) \times 2^4$   
 $2^4 = 2^8 - x$   
 $x = 2^8 - 2^4 \Rightarrow 256 - 16$ 

Q.

A processor has 16 register (R0, R1, ...., R15) and 64 floating point registers (F0, F1, ..... F63). It uses a 2-byte instruction format. There are four categories of instructions: Type-1 Tpye-2 Type-3 and Type-4. Type-1 category consists of four instructions, each with 3 integer register operands (3Rs) Type-2 category consists of eight instructions, each with 2 floating point register operands (2fs). Type-3 category consist of fourteen instructions, each with one integer register operand and one floating point register operand (1R + IF). Type-4 category consists of N instructions, each with a floating point register operand (FR). The maximum value of N is \_\_\_\_\_.

[GATE-2018: 2 Marks]



A processor has 64 registers and uses 16-bit instruction format. It has two types of instructions: I-type and R-type. Each I-type instruction contains an opcode, a register name, and a 4-bit immediate value. Each R-type instruction contains an opcode and two register names. If there are 8 distinct I-type opcodes, then the maximum number of distinct R-type opcodes is

[GATE-2020 : 2 Marks]

