

1. A 64-bit word computer system employs an 8 MB cache. The address bus in this system is 38 bits. Determine the number of bits in each field of the address to be seen in the cache using
 - a. Fully associative mapping with a line size of 16 words

64 bit, 8MB cache
38 bit Address.
32 words $\Rightarrow 2^5$

T	I	N	B
15	15	5	3

Index $\Rightarrow \frac{2^3}{2^8} \Rightarrow 2^{15}$

8MB $= \frac{8MB}{8} = 2^3$
 $8MB = 2^{23}$

16 words.
64 bit word.
8MB cache
38 bit address.

16 words $\Rightarrow \frac{16}{8} = 2^3$
 $8MB = 2^{23}$
 $\Rightarrow \frac{2^3 \cdot 2^{20}}{2^3} = 2^{20} MB$

T	N	B
3	4	3

1 bit = 8 bytes

64 bit, 8MB cache
38 bit Address
32 words $\Rightarrow 2^5$

Tag	Index	Word	Bit
2 ¹⁵	2 ¹⁵	2 ⁵	3

Index $\Rightarrow \frac{8MB}{2^8} = 2^{23}$
 $\Rightarrow \frac{2^{23}}{2^8} = 2^{15}$

Direct Mapping

2. A 32-bit word computer system has a main memory of 2 GB, and has a 16 MB 8-way set associative cache with a line size of 32 words. How many bits is each field of the address

(Tag, Index, Word, Byte)?

② 32 bit words

Main Memory \Rightarrow 2GB

16MB 8 way set

32 words

T	I	W	B
10	14	5	2

2GB $\Rightarrow 2^{31}$

8-way

Set Associative \Rightarrow MM

$$\text{Index} = \frac{\# \text{MB}}{(2^5)(2^3)} \Rightarrow \frac{2^4 \cdot 2^{20}}{2^7} \Rightarrow$$

$$\frac{2^{24}}{2^7} \Rightarrow 2^{17}$$

Should equal 9

$$\text{Bit} \Rightarrow \frac{\# \text{Bit}}{8}$$

$$\frac{2^{24}}{2^5 \cdot 2^3} \Rightarrow \frac{2^{24}}{2^{10}} \Rightarrow 2^{14}$$

$$\Rightarrow \frac{32}{8} = 4$$

$$\frac{2^{24}}{2^{10}} \Rightarrow 2^{14}$$

$$\Rightarrow 2^{14}$$

③ Tag field \Rightarrow 14

Index field \Rightarrow 11

Word field \Rightarrow 4

Byte field \Rightarrow 3

Main Memory

Cache 9

16 words

8 bit

Tag	Index	Word	Byte
14	11	4	3
2	2	2	2

$$8 \text{ bit} \times 8 \text{ bit} = 64 \text{ bit}$$

Main Memory

$$14 + 11 + 4 + 3$$

$$\text{Index} = \frac{\# \text{MB}}{(2^{14})(2^3)}$$

$$11 = \frac{\# \text{MB}}{2} \Rightarrow 2^{18} \Rightarrow \text{Cache}$$

3. A computer system has a main memory which is cached with a Direct Mapped cache. The memory addresses of the system have a 14-bit Tag field, an 11-bit Index field, a 4-bit word field, and a 3-bit byte field. What is the size of the main memory in bytes? What is the size of the cache in bytes? How many words are there per cache line? How many bits are the word in the system?

Main Memory \rightarrow 2GB

16MB 8 way set

32 words

T	I	W	B
10	14	5	2

2GB $\Rightarrow 2^{31}$

$$\text{Index} = \frac{\# \text{MB}}{(2^5)(2^3)} \Rightarrow \frac{2^4 \cdot 2^{20}}{2^7} \Rightarrow$$

$$\frac{2^{24}}{2^7} \Rightarrow 2^{17}$$

Should equal

$$\text{Bit} \Rightarrow \frac{\# \text{Bit}}{8}$$

$$\frac{2^{24}}{2^5 \cdot 2^3} \Rightarrow \frac{2^{24}}{2^{10}} \Rightarrow 2^{14}$$

$$\Rightarrow 32/8 = 4$$

$$\frac{2^{24}}{2^{10}} \Rightarrow 2^{14}$$

$$\Rightarrow 2^{14}$$

③ Tag field \Rightarrow 14

Index field \Rightarrow 11

Word field \Rightarrow 4

Byte field \Rightarrow 3

Main Memory

Cache 9

16 words

8 bit

Tag	Index	Word	Byte
14	11	4	2 ³
2	2		

$$2^3 \Rightarrow 8 \text{ bit} \times 8 \text{ bit} = 64 \text{ bit}$$

Main Memory

$$\text{Index} = \frac{\text{MB cache}}{(2^{14})(2^3)}$$

$$14 + 11 + 4 + 3$$

$$\Rightarrow 32$$

$$2^{11} = \frac{\text{MB}}{2^7} \Rightarrow 2^{18} \Rightarrow \text{Cache}$$

256 KB cache

$$2^2 \cdot 2^{30} \Rightarrow 4 \text{ GB main memory}$$

4. According to theory, which cache organization (Direct Mapped, Set Associative, or Fully Associative) tends to have the highest average hit to miss ratio, and why? Which tends to have the lowest hit to miss ratio, and why?


Fully Associative have the highest average Hit to Miss ratio. It is because any block can go into any line of the cache. It helps in placing the words at any place in the cache memory.

Direct Mapped has the lowest average Hit to Miss ratio because it assigns the block to specific line of cache which leads to more miss than hit lowering the hit to miss ratio.

5. Design the memory organization of a computer system with 32 - bit address bus and 32 - bit data bus using 512 Mbyte*8 - bit memory blocks. What is the minimum size memory

in byte that the system can have?

⑤ 32 bit Address Bus / 32 bit data bus
 using 512 MB of 8 bit
 Minimum Memory?



512 MB $\Rightarrow 2^9 \cdot 2^{20} \Rightarrow 2^{29}$
 $2^{30} - 2^{29} \Rightarrow 2^3 \Rightarrow$ Binary Decoder = 3 bits
 Minimum Memory $\Rightarrow (2^4)(2^3)(2^{29}) \Rightarrow 2^{34}$
 $\Rightarrow 2^4 \cdot 2^{30} \Rightarrow 16GB$
 Minimum Memory $\Rightarrow 16GB$

⑥ 2-way Interleaving

only IF, OF & ST \Rightarrow access the main memory

Condition

$\& \& \& \neq$

ST	1	1	1	1	1	3	4	5	6
EX			1	2	3	4		5	6
OF		1	2	3	4		5	6	
ID	1	2	3	4		5	6		

6. A computer system has a five-stage pipeline consisting of IF, ID, OF, EX, and ST. Assuming only IF, OF, and ST will access the main memory. Assume all instructions use every stage of the pipeline, **except 2 and 5 do not use ST**. Show the schedule for 6 instructions. There are no dependencies between any of these instructions. Assume two-way interleaving. **An instruction will spend 1 cycle in any stage it must use.**

