
- 1. A 64-bit word computer system employs an 8 MB cache. The address bus in this system is 38 bits. Determine the number of bits in each field of the address to be seen in the cache using
 - a. Fully associative mapping with a line size of 16 words

b. Direct mapping with a line size of 32 words




2.	A 32-bit word computer system has a main memory of 2 GB, and has a 16 MB 8-way set associative cache with a line size of 32 words. How many bits is each field of the address

(Tag, Index, Word, Byte)?

(2) 32 bit word = 2GB 8-way 8et Associative = 7MM
Mail Herroy => 29B
16MB 8 way set Indep = #4B = 2 2 =)
(2)(2)2
2 12
TI Should 9 - SHBIT
10 14 5 2 Should PSH => # Bit equal, 9 PSH => # Bit
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
$2GB = 2^{3}$ $2GB = 2^{3}$ 2^{3} 2^{3} 2^{3} 2^{4} 2^{10} 2^{10} 2^{10}
2/1/2
=> 214
3 day field a) 14. Main Henry
they field =) 4. Back 9 Word field =) 4.
MY. VIII
Byle free 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Tog Index Nor 7 8 Sit 88 Sit 64 5th
11 2 2
Tog Index Word Byth Tog Index Word Byth 14 2 2 3 3) 8hit \$85th 645th 14 2 1 23 3) HB cache 2 Index=) HB cache
I doubt (Certa)
14+11+4+3 11= 113 =) 1 hb reache

3. A computer system has a main memory which is cached with a Direct Mapped cache. The memory addresses of the system have a 14-bit Tag field, an 11-bit Index field, a 4-bit word field, and a 3-bit byte field. What is the size of the main memory in bytes? What is the size of the cache in bytes? How many words are there per cache line? How many bits are the world in the system?




4. According to theory, which cache organization (Direct Mapped, Set Associative, or Fully Associative) tends to have the highest average hit to miss ratio, and why? Which tends to have the lowest hit to miss ratio, and why?

Fully Associative have the highest average Hit to Miss ratio. It is because any block can go into any line of the cache. It helps in placing the words at any place in the cache memory.

Direct Mapped has the lowest average Hit to Miss ratio because it assigns the block to specific line of cache which leads to more miss than hit lowering the hit to miss ratio.

5. Design the memory organization of a computer system with 32 - bit address bus and 32 - bit data bus using 512 Mbyte*8 - bit memory blocks. What is the minimum size memory

in byte that the system can have?



6. A computer system has a five-stage pipeline consisting of IF, ID, OF, EX, and ST. Assuming only IF, OF, and ST will access the main memory. Assume all instructions use every stage of the pipeline, except 2 and 5 do not use ST. Show the schedule for 6 instructions. There are no dependencies between any of these instructions. Assume two-way interleaving. An instruction will spend 1 cycle in any stage it must use.

