

0000/0001/0010 ALU Operations

R7 → MEM<sub>INS</sub> (A)  
 MEM<sub>INS</sub> (D) → IR  
 R7 → ALU  
 +1 → ALU  
 ALU → PC S1



I<sub>6-8</sub> → A1<sub>RF</sub>  
 I<sub>9-11</sub> → A2<sub>RF</sub>  
 D1 → E1  
 D2 → E2 S2



E1 → ALU  
 E2 → ALU  
 ALU → T1 S3



I<sub>3-5</sub> → A3<sub>RF</sub>  
 T1 → D3<sub>RF</sub> S37



PC → D3<sub>RF</sub>  
 "111" → A3<sub>RF</sub> S4

0011

R7 → MEM<sub>INS</sub> (A)  
 MEM<sub>INS</sub> (D) → IR  
 R7 → ALU  
 +1 → ALU  
 ALU → PC S5



I<sub>0-8</sub> → SE<sub>9-16</sub> → LS<sub>7</sub>  
 LS<sub>7</sub> → D3<sub>RF</sub>  
 I<sub>9-11</sub> → A3<sub>RF</sub> S6



PC → D3  
 "111" → A3<sub>RF</sub> S7

LHI

0100

LOAD

R7 → MEM<sub>INS</sub> (A)  
 MEM<sub>INS</sub> (D) → IR  
 R7 → ALU  
 +1 → ALU  
 ALU → PC S8



I<sub>6-8</sub> → A1<sub>RF</sub>  
 D1 → E1 S9



E1 → ALU  
 I<sub>0-5</sub> → SE<sub>6-16</sub> → ALU  
 ALU → T1 S10



T1 → MEM<sub>DAT</sub> (A)  
 MEM<sub>DAT</sub> (DO) → T2, D3<sub>RF</sub>  
 I<sub>9-11</sub> → A3<sub>RF</sub> S11



T2 → ALU  
 0 → ALU  
 PC → D3  
 "111" → A3<sub>RF</sub> S12

0101

STORE

R7 → MEM<sub>INS</sub> (A) S13  
 MEM<sub>INS</sub> (D) → IR  
 R7 → ALU  
 +1 → ALU  
 ALU → PC



I<sub>6-8</sub> → A1<sub>RF</sub> S14  
 I<sub>9-11</sub> → A2<sub>RF</sub>  
 D1 → E1  
 D2 → E2



E1 → ALU S15  
 I<sub>0-5</sub> → SE<sub>6-16</sub> → ALU  
 ALU → T1



T1 → MEM<sub>DAT</sub> (A) S16  
 E2 → MEM<sub>DAT</sub> (DI)  
 PC → D3<sub>RF</sub>  
 "111" → A3<sub>RF</sub>

0110

LOAD MULTIPLE

R7 → MEM<sub>INS</sub> (A) S17  
 MEM<sub>INS</sub> (D) → IR  
 R7 → ALU  
 +1 → ALU  
 ALU → PC



I<sub>9-11</sub> → A2<sub>RF</sub> S18  
 D2 → T1  
 I<sub>0-7</sub> → PE<sub>INPUT</sub>



do {T1 → MEM<sub>DAT</sub> (A) S19  
 MEM<sub>DAT</sub> (DO) → T2



T2 → D3<sub>RF</sub> S20  
 PE<sub>OUTPUT</sub> → A3<sub>RF</sub>  
 T1 → ALU  
 +1 → ALU  
 ALU → T1  
 while (! invalid\_next);



PC → D3<sub>RF</sub> S21  
 "111" → A3<sub>RF</sub>

0111

STORE MULTIPLE

R7 → MEM<sub>INS</sub> (A) S22  
 MEM<sub>INS</sub> (D) → IR  
 R7 → ALU  
 +1 → ALU  
 ALU → PC



I<sub>9-11</sub> → A2<sub>RF</sub> S23  
 D2 → T1  
 I<sub>0-7</sub> → PE<sub>INPUT</sub>



do {T1 → T2 S24  
 PE<sub>OUTPUT</sub> → A1<sub>RF</sub>  
 D1<sub>RF</sub> → E1



T2 → MEM<sub>DAT</sub> (A) S25  
 E1 → MEM<sub>DAT</sub> (DI)  
 T1 → ALU  
 +1 → ALU  
 ALU → T1  
 while (! invalid\_next);



PC → D3<sub>RF</sub> S26  
 "111" → A3<sub>RF</sub>

1100

BEQ | 1000

JAL


1001

JLR

S27

S31

S34



## STATE MERGING AND EQUIVALENCE

$$S1 \equiv S5 \equiv S8 \equiv S13 \equiv S17 \equiv S22 \equiv S27 \equiv S31 \equiv S34$$

$$S4 \equiv S7 \equiv S12^*(Superset) \equiv S21 \equiv S26 \equiv S29 \equiv S33 \equiv S36$$


$$S2 \equiv S9 \equiv S14 \equiv S18 \equiv S23 \equiv S28(Superset)$$

$$S10 \equiv S15$$


//Note: S12 will require an additional signal from the Instruction Decoder. It differs from the other states in one input to the ALU. Can be modelled as a multiplexer. Also only S2 must cause a change in the flags. //

This leaves us with 16 states in total.

## 0000/0001/0010 ALU Operations




## 0011



## LHI


## 0100

## LOAD




## 0101

## STORE




## 0110

## LOAD MULTIPLE



## 0111

## STORE MULTIPLE



1100



BEQ

1000

JAL

1001

JLR



0

1

