

0000/0001/0010 ALU Operations

"111" → A1_{RF}
 D1 → MEM_{INS} (A)
 MEM_{INS} (D) → IR
 D1 → ALU
 +1 → ALU
 ALU → T1 S1

T1 → D3
 "111" → A3_{RF}
 I₆₋₈ → A1_{RF}
 I₉₋₁₁ → A2_{RF}
 D1 → ALU
 D2 → ALU
 ALU → T1 S2

I₃₋₅ → A3_{RF}
 T1 → D3_{RF} S3

0011

"111" → A1_{RF}
 D1 → MEM_{INS} (A)
 MEM_{INS} (D) → IR
 D1 → ALU
 +1 → ALU
 ALU → T1 S4

T1 → D3
 "111" → A3_{RF} S5

I₀₋₈ → SE₉₋₁₆ → LS₇
 LS₇ → D3_{RF}
 I₉₋₁₁ → A3_{RF} S6

LHI

0100

LOAD

"111" → A1_{RF}
 D1 → MEM_{INS} (A)
 MEM_{INS} (D) → IR
 D1 → ALU
 +1 → ALU
 ALU → T1 S7

T1 → D3 S8
 "111" → A3_{RF}
 I₆₋₈ → A1_{RF}
 D1 → ALU
 I₀₋₅ → SE₆₋₁₆ → ALU
 ALU → T1

T1 → MEM_{DAT} (A) S9
 MEM_{DAT} (DO) → T2

T2 → ALU S10
 0 → ALU
 I₉₋₁₁ → A3_{RF}
 T2 → D3_{RF}

0101

STORE

"111" → A1_{RF} S11
 D1 → MEM_{INS} (A)
 MEM_{INS} (D) → IR
 D1 → ALU
 +1 → ALU
 ALU → T1

T1 → D3 S12
 "111" → A3_{RF}
 I₆₋₈ → A1_{RF}
 D1 → ALU
 I₀₋₅ → SE₆₋₁₆ → ALU
 ALU → T1

I₉₋₁₁ → A2_{RF} S13
 T1 → MEM_{DAT} (A)
 D2 → MEM_{DAT} (DI)

0110

LOAD MULTIPLE

"111" → A1_{RF} S14
 D1 → MEM_{INS} (A)
 MEM_{INS} (D) → IR
 D1 → ALU
 +1 → ALU
 ALU → T1

T1 → D3 S15
 "111" → A3_{RF}
 I₉₋₁₁ → A2_{RF}
 D2 → MEM_{DAT} (A)
 MEM_{DAT} (DO) → T2

WHILE (PE_{INPUT} IS VALID) {
 T2 → D3_{RF}
 PE_{OUTPUT} → A3_{RF}
 T2 → ALU
 +1 → ALU
 ALU → T1 S16

T1 → T2} S17

0111

STORE MULTIPLE

"111" → A1_{RF} S18
 D1 → MEM_{INS} (A)
 MEM_{INS} (D) → IR
 D1 → ALU
 +1 → ALU
 ALU → T1

T1 → D3 S19
 "111" → A3_{RF}
 I₉₋₁₁ → A2_{RF}
 D2 → MEM_{DAT} (A), T2
 PE_{OUTPUT} → A1_{RF}

WHILE (PE_{INPUT} IS VALID) {
 T2 → MEM_{DAT} (A)
 D2 → MEM_{DAT} (DI)
 T2 → ALU
 +1 → ALU
 ALU → T1 S20

PE_{OUTPUT} → A1_{RF} S21
 T1 → T2}

1100


BEQ

1000

JAL

1001

JLR



STATE MERGING AND EQUIVALENCE

$$S1 \equiv S4 \equiv S7 \equiv S11 \equiv S14 \equiv S18 \equiv S22 \equiv S26 \equiv S29$$

$$S2 \equiv S5 \equiv S8^* \equiv S12^* \equiv S24 \equiv S30 \equiv S28$$

//Note: S12 and S8 will require an additional signal from the Instruction Decoder. It differs from the other states in one input to the ALU. Can be modelled as a multiplexer. Also only S2 must cause a change in the flags. //

If a mealy machine is to be implemented, then that control signal can also be generated from the FSM. That can be decided over the weekend... The Data Path can also be edited suitably then.

$$S17 \equiv S21$$

This leaves us with about 16 states.

0000/0001/0010 ALU Operations

"111" → A1_{RF}
 D1 → MEM_{INS} (A)
 MEM_{INS} (D) → IR
 D1 → ALU
 +1 → ALU
 ALU → T1 S1



T1 → D3
 "111" → A3_{RF}
 I₆₋₈ → A1_{RF}
 I₉₋₁₁ → A2_{RF}
 D1 → ALU
 D2 → ALU
 ALU → T1 S2



I₃₋₅ → A3_{RF}
 T1 → D3_{RF} S3

0011

"111" → A1_{RF}
 D1 → MEM_{INS} (A)
 MEM_{INS} (D) → IR
 D1 → ALU
 +1 → ALU
 ALU → T1 S1



T1 → D3
 "111" → A3_{RF} S2



I₀₋₈ → SE₉₋₁₆ → LS₇
 LS₇ → D3_{RF}
 I₉₋₁₁ → A3_{RF} S4

LHI

0100

LOAD

"111" → A1_{RF}
 D1 → MEM_{INS} (A)
 MEM_{INS} (D) → IR
 D1 → ALU
 +1 → ALU
 ALU → T1 S1



T1 → D3 S2
 "111" → A3_{RF}
 I₆₋₈ → A1_{RF}
 D1 → ALU
 I₀₋₅ → SE₆₋₁₆ → ALU
 ALU → T1



T1 → MEM_{DAT} (A) S5
 MEM_{DAT} (DO) → T2



T2 → ALU S6
 0 → ALU
 I₉₋₁₁ → A3_{RF}
 T2 → D3_{RF}

0101

STORE

"111" → A1_{RF} S1
 D1 → MEM_{INS} (A)
 MEM_{INS} (D) → IR
 D1 → ALU
 +1 → ALU
 ALU → T1



T1 → D3 S2
 "111" → A3_{RF}
 I₆₋₈ → A1_{RF}
 D1 → ALU
 I₀₋₅ → SE₆₋₁₆ → ALU
 ALU → T1



I₉₋₁₁ → A2_{RF} S7
 T1 → MEM_{DAT} (A)
 D2 → MEM_{DAT} (DI)

0110

LOAD MULTIPLE

"111" → A1_{RF} S1
 D1 → MEM_{INS} (A)
 MEM_{INS} (D) → IR
 D1 → ALU
 +1 → ALU
 ALU → T1



T1 → D3 S8
 "111" → A3_{RF}
 I₉₋₁₁ → A2_{RF}
 D2 → MEM_{DAT} (A)
 MEM_{DAT} (DO) → T2



WHILE (PE_{INPUT} IS VALID) {
 T2 → D3_{RF}
 PE_{OUTPUT} → A3_{RF}
 T2 → ALU
 +1 → ALU
 ALU → T1 S9



T1 → T2} S10

0111

STORE MULTIPLE

"111" → A1_{RF} S1
 D1 → MEM_{INS} (A)
 MEM_{INS} (D) → IR
 D1 → ALU
 +1 → ALU
 ALU → T1



T1 → D3 S11
 "111" → A3_{RF}
 I₉₋₁₁ → A2_{RF}
 D2 → MEM_{DAT} (A), T2
 PE_{OUTPUT} → A1_{RF}



WHILE (PE_{INPUT} IS VALID) {
 T2 → MEM_{DAT} (A)
 D2 → MEM_{DAT} (DI)
 T2 → ALU
 +1 → ALU
 ALU → T1 S12



PE_{OUTPUT} → A1_{RF} S10
 T1 → T2}

1100

BEQ

1000

JAL

1001

JLR

"111" \rightarrow A1_{RF} S1
 D1 \rightarrow MEM_{INS} (A)
 MEM_{INS} (D) \rightarrow IR
 D1 \rightarrow ALU
 +1 \rightarrow ALU
 ALU \rightarrow T1



I₆₋₈ \rightarrow A1_{RF} S13
 I₉₋₁₁ \rightarrow A2_{RF}
 D1 \rightarrow EQU
 D2 \rightarrow EQU

0

1



S2
 T1 \rightarrow D3_{RF}
 "111" \rightarrow A3_{RF}

"111" \rightarrow A1_{RF} S14
 D1_{RF} \rightarrow ALU
 I₀₋₅ \rightarrow SE₆₋₁₆ \rightarrow ALU
 ALU \rightarrow D3_{RF}
 "111" \rightarrow A3_{RF}

"111" \rightarrow A1_{RF} S1
 D1 \rightarrow MEM_{INS} (A)
 MEM_{INS} (D) \rightarrow IR
 D1 \rightarrow ALU
 +1 \rightarrow ALU
 ALU \rightarrow T1



T1 \rightarrow D3_{RF} S15
 I₉₋₁₁ \rightarrow A3_{RF}
 "111" \rightarrow A1_{RF}
 D1_{RF} \rightarrow ALU
 I₀₋₈ \rightarrow SE₉₋₁₆ \rightarrow ALU
 ALU \rightarrow T1



T1 \rightarrow D3_{RF} S2
 "111" \rightarrow A3_{RF}

"111" \rightarrow A1_{RF} S1
 D1 \rightarrow MEM_{INS} (A)
 MEM_{INS} (D) \rightarrow IR
 D1 \rightarrow ALU
 +1 \rightarrow ALU
 ALU \rightarrow T1



I₉₋₁₁ \rightarrow A3_{RF} S2
 T1 \rightarrow D3_{RF}



I₆₋₈ \rightarrow A1_{RF} S16
 D1_{RF} \rightarrow D3_{RF}
 "111" \rightarrow A3_{RF}