IITB-RISC

Project 1

Multi-Cycle Implementation

OV Shashank; Avineil Jain; Pratik Brahma; Yogesh Mahajan

CONTENTS

Microprocessor Design	2
State Elaboration	2
State Flow Diagram	3
Datapath Design	5
Instruction Set	6
Instructions that affect Flag Settings	6
Instruction Set and Addressing Modes	6
Instruction Encoding	6
Instruction Timing Reference	7
Custom Instructions	7
VHDL Codes	8
Components	8
Microprocessor Blocks	8
Testing	8
Assembler	8
Quartus Project	8


MICROPROCESSOR DESIGN


STATE ELABORATION

S1	R7 \rightarrow MEM (A) MEM (D) \rightarrow IR R7 \rightarrow ALU +1 \rightarrow ALU ALU \rightarrow PC
S2	$\begin{array}{c} I_{6-8} \rightarrow A1_{RF} \\ I_{9-11} \rightarrow A2_{RF} \\ D1 \rightarrow E1 \\ D2 \rightarrow E2,T1 \\ I_{0-7} \rightarrow PE_{INPUT} \end{array}$
S3	E1 → ALU E2 → ALU ALU → T1
S4	$I_{3-5}/I_{6-8} \rightarrow A3_{RF}$ $T1 \rightarrow D3_{RF}$
S5	$PC \rightarrow D3_{RF}$ "111" \rightarrow A3_{RF} $T2 \rightarrow ALU$ $0 \rightarrow ALU$
\$6	$I_{0-8} \rightarrow SE_{9-16} \rightarrow LS_7$ $LS_7 \rightarrow D3_{RF}$ $I_{9-11} \rightarrow A3_{RF}$
S7	E1 \rightarrow ALU $I_{0-5} \rightarrow SE_{6-16} \rightarrow ALU$ ALU \rightarrow T1 , MEM(A)
S8	MEM (DO) \rightarrow T2, D3 _{RF} $I_{9-11} \rightarrow A3_{RF}$


S9	D2 \rightarrow MEM ₁₀ (DI) PC \rightarrow D3 _{RF} "111" \rightarrow A3 _{RF}
S10	do { MEM _{DAT} (DO) → T2}
S11	$T2 \rightarrow D3_{RF}$ $PE_{OUTPUT} \rightarrow A3_{RF}$ $T1 \rightarrow ALU$ $+1 \rightarrow ALU$ $ALU \rightarrow T1,MEM(DI)$ $while (! invalid_next);$
S12	$PE_{OUTPUT} \rightarrow A2_{RF}$ $T1 \rightarrow MEM(A)$
S13	$T1 \rightarrow ALU$ +1 $\rightarrow ALU$ $ALU \rightarrow T1$ while (! invalid_next);
S14	$R7 \rightarrow ALU$ $I_{0-5} \rightarrow SE_{6-16} \rightarrow ALU$ $ALU \rightarrow PC$
S15	$PC \rightarrow D3_{RF}$ $I_{9-11} \rightarrow A3_{RF}$ $R7 \rightarrow ALU$ $I_{0-8} \rightarrow SE_{9-16} \rightarrow ALU$ $ALU \rightarrow PC$
S16	$\begin{array}{c} D1_{RF} \rightarrow PC \\ I_{9-11} \rightarrow A3_{RF} \\ PC \rightarrow D3_{RF} \end{array}$

STATE FLOW DIAGRAM





DATAPATH DESIGN



INSTRUCTION SET

IITB - RISC

INSTRUCTION SET

INSTRUCTIONS THAT AFFECT FLAG SETTINGS

Instruction	Flags		Instruction	Flags			
	С	Z	OV		C	Z	OV
ADD	Х	Χ	Х	NDU		Х	
ADC	Х	Х	Х	NDC		Х	
ADZ	Х	Х	Х	NDZ		Х	
ADO	Х	Х	Х	NDO		Х	
ADI	Х	Х	Х	LW		Х	

INSTRUCTION SET AND ADDRESSING MODES

R _n	Registers R6-R0 of the Register Bank
data 6	Signed 6-bit constant included in instruction
data 9	Signed 9-bit constant included in instruction
rel 6	Signed (two's complement) 6-bit offset byte. Used by BEQ. Range is -32 to +31
	short words relative to the present instruction
rel 9	Signed (two's complement) 9-bit offset byte. Used by JAL. Range is -256 to +255
	short words relative to the present instruction
reg	8-bits representing registers R7-R0. Used by LM and SM
R ₇	Program Counter
R	Registers R7-R0 of the Register Bank

INSTRUCTION ENCODING

ADD:	00_00	RA	RB	RC	0	00	
ADC:	00_00	RA	RB	RC	0	10	
ADZ:	00_00	RA	RB	RC	0	01	
ADO:	00_00	RA	RB	RC	0	11	
ADI:	00_01	RA	RB	data 6			
NDU:	00_10	RA	RB	RC	0	00	
NDC:	00_10	RA	RB	RC	0	10	
NDZ:	00_10	RA	RB	RC	0	01	
NDO:	00_10	RA	RB	RC	0	11	
LHI:	00_11	RA	data 9				
LW:	01_00	RA	RB rel 6				
SW:	01_01	RA	RB rel 6				
LM:	01_10	RA	reg				
SM:	01_11	RA	reg				
LLI:	10_11	RA	data 9				
BEQ:	11_00	RA	RB rel 6				
JAL:	10_00	RA	rel 9				
JLR:	10_01	RA	RB 000_000				

INSTRUCTION SET

IITB - RISC

INSTRUCTION TIMING REFERENCE

Mnemonic		Flags			Oscillator Period		Mnemonio	
IVIII	enionic	С	Z	OV	Oscillator Period		IV	memonic
ADD	R _n , R, R	Х	Х	Х	5		ADI	$R_{n_i}R$, da
ADD	R ₇ , R, R	Х	Х	Х	4		ADI	R _{7,} R, da
ADC	R _n , R, R	0	Х	Х	5		LHI	R _n , dat
ADC	R ₇ , R, R	0	Х	Х	4		LHI	R ₇ , dat
ADC	R _n , R, R	1	Х	Х	3		LLI	R _n , dat
ADZ	R _n , R, R	Х	0	Х	5		LLI	R ₇ , dat
ADZ	R ₇ , R, R	Х	0	Х	4		LW	R, R, re
ADZ	R _n , R, R	Х	1	Х	3		SW	R, R, re
ADO	R _n , R, R	Х	Х	0	5		LM	R, re
ADO	R ₇ , R, R	Х	Х	0	4		SM	R, re
ADO	R _n , R, R	Х	Х	1	3		JAL	R _n , re
NDU	R _n , R, R	Х	Х	Х	5		JAL	R ₇ , re
NDU	R _n , R, R	Х	Х	Х	4		JLR	R _n , F
NDC	R _n , R, R	0	Х	Х	5		JLR	R ₇ , F
NDC	R ₇ , R, R	0	Х	Х	4		BEQ	
NDC	R _n , R, R	1	Х	Х	3		BEQ	
NDZ	R _n , R, R	Х	0	Х	5			
NDZ	R ₇ , R, R	Х	0	Х	4			
NDZ	R _n , R, R	Х	1	Х	3			
NDO	R _n , R, R	Х	Х	0	5			
NDO	R ₇ , R, R	Х	Х	0	4			
NDO	R _n , R, R	Х	Х	1	3			

Mnemonic		Flags/ Condition	Oscillator Period
ADI	R _{n,} R, data6	Х	5
ADI	R _{7,} R, data6	Х	4
LHI	R _n , data9	Х	3
LHI	R ₇ , data9	Х	2
LLI	R _n , data9	Х	3
LLI	R ₇ , data9	Х	2
LW	R, R, rel6	Х	5
SW	R, R, rel6	Х	4
LM	R, reg	Х	3+2*reg_count
SM	R, reg	Х	3+2*reg_count
JAL	R _n , rel9	Х	3
JAL	R ₇ , rel9	Х	2
JLR	R _n , R	Х	3
JLR	R ₇ , R	Х	2
BEQ		Not Equal	3
BEQ		Equal	4

CUSTOM INSTRUCTIONS

- ADO: ADD if the overflow flag is set. The rest of the instruction format is the same as the other conditional execution instructions
- NDO: NAND if the overflow flag is set. The rest of the instruction format is the same as the other conditional execution instructions
- LLI: Load lower immediate. Load the immediate 9 bits into the register as mentioned in the instruction without sign extension by padding zeros in the upper 7 bits.

NOTE: The microprocessor is supposed to be a signed microprocessor and hence the overflow bit was introduced. It may be considered as the signed equivalent of the carry bit. The carry bit here still represents the unsigned version and hence the two must be used carefully.



IITB - RISC

VHDL CODES

(All the codes have been hyperlinked here for easy viewing; Notepad++ or gedit is recommended)

COMPONENTS

- ALU
- Priority Encoder
- Load/Store Multiple Logic Block
- Registers
- Memory (Generated using Altera's MegaWizard)
- Register File
- Sign Extender

MICROPROCESSOR BLOCKS

- <u>Data Path</u>: This consists of the entire data path along with all the transfers and the predicates corresponding to an RTL layout of the microprocessor. All the T and S signals are pretty accurately detailed as comments at the beginning of the architecture.
- <u>Control Path</u>: This consists of the controller Moore FSM. It has been decomposed into three processes; The first one describes the flip flops which control the states, the second one describes the next state logic and finally the third process controls the output logic based on the present state. (The order in the code might not exactly follow this order). All the T signals have been accompanied by the expected result they are to cause in the data path.
- <u>IITB_RISC</u>: The top-level entity than combines the data path and the controller FSM. The register 0 has been shown as an output so that the processes of the microprocessor can be displayed outside in hardware.

TESTING

• <u>Test_final</u>: This is a test bench which can be used to simulate the entire microprocessor in Altera's modelsim. It basically functions to provide the clock and reset signals to the microprocessor.

Testing results have been stored as images and are also available along with this document.

ASSEMBLER

The code <u>assembler.py</u> was developed as a combined effort of Kalpesh and Shashank. It basically works by taking as its input a text file containing code written in an assembly like language, and creates an INTEL HEX file which can be directly provided to Quartus which uses it to preload memory. A <u>sample hex</u> file produced by the code is provided along with this document. Also, a <u>sample text</u> input file has also been included.

QUARTUS PROJECT

The <u>quartus project folder</u> used for testing is also included along with this submission. This can be used for quick compilation and viewing in Quartus. Necessary settings have been implemented to allow for timing analysis and RTL and gate level simulation