



Day 3


Lab





























```
vsduser@vsdsquadron:-/Desktop/work/tools/openlane_working_dir/openlane/vsdstdcelldesign$ less sky130_inv.spice
vsduser@vsdsquadron:-/Desktop/work/tools/openlane_working_dir/openlane/vsdstdcelldesign$ vim sky130_inv.spice
* SPICE3 file created from sky130_inv.ext - technology: sky130A

.option scale=10n

.subckt sky130_inv A Y VPWR VGND

X0 Y A VGND VGND sky130_fd_pr__nfet_01v8 ad=1.43k pd=152 as=1.37k ps=148 w=3.5e+07 l=2.3e+07

X1 Y A VPWR VPWR sky130_fd_pr__pfet_01v8 ad=1.44k pd=152 as=1.52k ps=156 w=3.7e+07 l=2.3e+07

C0 VPWR A 0.0774f

C1 Y A 0.0754f

C2 VPWR Y 0.117f


C3 Y VGND 0.279f

C4 A VGND 0.45f

C5 VPWR VGND 0.781f
.ends
vsduser@vsdsquadron:-/Desktop/work/tools/openlane_working_dir/openlane/vsdstdcelldesign$ vim sky130_inv.spice
vsduser@vsdsquadron:-/Desktop/work/tools/openlane_working_dir/openlane/vsdstdcelldesign$


© Type here to search

© Type here to search
```




Spice deck


1)Component connectivity.




2)Component values




3)Identify nodes:





4) Name 'Nodes'





Spice waveform






















16-mask CMOS process.


1) Selecting a substrate


i) Doping level


Substrate doping should be less than 'well' doping. Coming in further sections.



















































4) Formation of a gate.















5) Lightly doped drain




16-mask CMOS process


- 5) Lightly doped drain(LDD) formation
 - 2 reasons for this
 - Hot electron effect
 - · Short channel effect


Electric field E=V/d


High energy carriers break Si-Si bonds 3.2eV barrier b/w Si conduction band SiO2 conduction band


×














6) Source and the drain formation:

