

<u>Day 1</u>


Arduino board



This is a typical electric board.



Processor/SOC




What is a package?

A package is a collection of files, including code and configuration data that allows to use a specific type of Arduino board within the IDE by providing the necessary information for compiling and uploading code to that board.


Examples:QFN-48

Quad flat – No leads



The chip will be somewhere in the center of the package.

And the package is connected to the chip like below.



We are connecting all the pins to the boundaries of the chip.IN this way we are able to transfer all the signals from the external world to the interiors of the chip.

When we open the chip. It will have many components such as:

- 1) Pads
- 2) Die
- 3) Core
- 4) IP's

PADS:

Pads are something used for sending signals inside the chip.


Any signal which can go inside the chip can go outside the chip through pads.

Core:

This is called the core of the chip. This is the place where it contains all the digital logic such as "and" gates, "or" gates etc.

Die:

Die is the basically the size of the entire chip.



The core consists of:

- 1) RISC V SoC
 - Gpio bank
- 2) SRAM
- 3) PLL
- 4) Adc0

- 5) Adc1
- 6) Dac
- 7)SPI

Foundry IP's

PLL, SRAM, Adc1, Adc0 and Dac are called the foundry ip's.

The word Foundry is a typical word used in chip design.

Mobiles and laptop are very much dependent on Foundry

IP's.

Foundry is a big factory which has got some machines.

Macros

RISC-V and SPI are called the Macros. Macros are something which is pure digital logic.

What is RISC-V?

RISC-V is also called instruction Set Architecture (ISA). This is language of a computer. This is the way we talk to computer.

For example:

```
unalg@kunalg-VirtualBox -/Desktop/tools/riscv_sim/riscv-tools $ cat swap.c
#include <stdio.h>
swap (size_t my[], size_t s)
         size t temp;
        temp = my[s];
my[s] = my[s+1];
my[s+1] = temp;
kunalg@kunalg-VirtualBox -/Desktop/tools/riscv_sim/riscv-tools $ riscv64-unknown-elf-objdump -d swap.o
             file format elf64-littleriscv
Disassembly of section .text:
00000000000000000 <swap-0x1>:
                                                                 RISC-V Architecture
80000000000000001 <swap>:
                                   addi
                                            sp, sp, -48
         7179
        1422
                                            s0,48(sp)
        1800
                                   addi
                                            s0, sp, 48
         fca43c23
  f:
13:
15:
19:
1b:
21:
25:
27:
        fd043783
                                            a5,-48(s0)
                                   add
        97ba
                                            a5,0(a5)
         fef43423
         fd043783
                                            a5,-48(s0)
        0785
                                   addi
                                            a5, a5, 1
                                            a5.a5.0x3
         fd843703
```

Now we have a C program. This needs to be done on a hardware which has got a layout q(interior of the chip in the laptop).

So first the C program is compiled into the assembly language which is nothing but the RISC-V assembly language program.

Then the assembly language is converted into the machine language program (binary language program which is nothing but the electronic signals logic 1's and 0's which are understood by the hardware of the computer.

It's currently present in the hexadecimal format. This needs to be converted to a binary format and then finally this bits executed in the particular layout and we get the required output.

There is other interface that needs to be present between RISCV architecture and layout. That is nothing but a hardware description language. We need to implement

The RISC-V specifications using some RTL.For example we will take the RTL as picorv-32 CPU core and from RTL it will be implemented to Layout.


RISC-V Architecture implementation (picorv-32 CPU core) Layout





These are some apps we use in our day to day life.

These apps actually run on the laptop or this is a representation of chip present in out laptop.



The apps work on this particular hardware

How does this actually work?

First the application software enters into a block called system software and the system software converts the application program into a binary language. The major components of system software:

- OS(Operating system)
- Compiler
- Assembler

The next job is of the OS. Its functions are:

- Handle IO operations
- Allocate memory
- Low level system functions


The other function of OS is to take the particular app and convert it into assembly language program and then finally into binary language program.

The output of OS is nothing but small functions in the C, C++ or Java. These are taken by the respected compiler and the compiler converts it into instructions. The syntax of the instruction depends on what type of hardware it is. The output of compiler depends on type of hardware.


The job of the assembler is to take the output of the instructions and convert it into binary number (machine language program).

The binary language is then feed into the hardware. Accordingly it will generate the output

If the hardware is RISC-V then the output of compiler will be RISC-V instructions .



RISC-V instructions



Expandation of C program:

```
#include <stdio.h>
#include <time.h> //for sleep() function

int main()
{
    int hour, minute, second;
    hour=minute=second=0;
    while(1)
    {
        //clear output screen
        system("clear");
        //print time in HH: MM: SS format
        printf("Mo2d: %02d",hour,minute,second);
        //clear output buffer in gcc
        fflush(stdout);
        //increase second
        second++;
        //update hour, minute and second
        if(second==60){
            minute+=1;
            second=0;
        }
        if(minute==60){
            hour+=1;
            minute=0;
        }
        if(hour==24){
            hour-0;
            minute=0;
        second=0;
        }
        sleep(1); //wait till 1 second
}
```


Input of the compiler

Output of assembler

```
000080e7
                                            a3,s0
                                   mv
  7b:
         864a
                                            a2, s2
                                            al, s1
        85a6
  7d:
        000ь0513
                                            aθ, s6
  83:
                                            ra,0x0
        000080e7
  87:
                                    jalr
        000ab783
                                            a5,0(s5)
  8b:
                                    ld
  8f:
                                            50,0
                                            a0,16(a5)
        6b88
                                    ld
        00000097
000080e7
  93:
                                            ra,θxθ
                                   auipc
  97:
                                    jalr
        05498b63
                                            s3,s4,le2 <.L5+0xf1>
  9b:
                                   beq
        844e
                                             s0, s3
                                   mv
000000000000000001 <.L6>:
         fb491de3
                                            52,54,b6 <.L4+0x3>
                                   bne
  al:
        2485
                                   addiw
                                            51,51,1
         4981
                                            52,0
        4505
  a9:
                                             a0,1
        0014099b
  ab:
                                   addiw
                                            s3, s0, 1
         fb849be3
                                            s1, s8, ca <.L4+0x17>
000000000000000b3 <.L4>:
                                            a0,1
        00000097
                                    auipc
                                             ra,0x0
        000080e7
  b9:
  bd:
        000b8513
                                   mv
                                            a0,57
        00000097
                                   auipc
                                            ra,0x0
         000080e7
  c5:
                                    jalr
         4681
                                    li
                                            a3,0
         4601
                                            a2,0
        4581
                                             a1,0
  cd:
                                            a0, s6
        000b0513
                                   mv
  d3:
         00000097
                                   auipc
                                            ra, 0x0
  d7:
        000080e7
                                   jalr
        000ab783
                                   ld
                                            a5,0(s5)
  db:
  df:
                                            50,1
         4901
  el:
         6688
                                   ld
                                            a0,16(a5)
  e3:
  e5:
         4481
                                            51,0
         0000009
                                   auipc
                                            ra,0x0
         000080e7
                                    jalr
                                            b6 < . L4+0x3>
  ef:
00000000000000f1 <.L5>:
  f1:
          2905
                                        addiw
                                                 52,52,1
                                                  142 < . L5+θx51>
  f3:
          b77d
```

Output of the compiler

The instructions acts as an abstract interface (Instruction set architecture or the architecture of the computer) between the C language and the hardware. The instructions actually represent the hardware. This is the language with which a human or a user speaks to the computer.




Further Expandation:

There is one more interface that will reach from instructions to hardware and that interface is the hardware description language. Hardware understands only 0's and 1's.

For example: If 000000001100110011001100110011 is the input the hardware understands that it should add x6, x10, x6.

"x6, x10, x6" is called as the output of the compiler. The output of the assembler is the binary pattern.

Now we need a RTL which understands these specifications (Example: "x6, x10, x6") and that is called as the implementation or the RTL implementations of the instructions set. Then the RTL is getting synthesized into the netlist. This is in form of gates. From this point to the hardware it is the physical design implementation of the net list.





Open Lane

ASIC requires mainly three components for design

 RTL IPs - they are building blocks written in a hardware description language. These blocks describe the

- functioning of the circuit at a basic level and are pre designed and verified.
- EDA Tools EDA, which expands to Electronic Design Automation tools are used for design, simulation and verification and the analyzing of circuit designs.
- PDK data Process Design Kit data is a collection of files used to model the fabrication process for EDA tools used to design an IC. It is the interface between FAB and the designers
 - Process design Rules
 - Device models
 - Digital Standard Cell Libraries
 - I/O libraries





Is 130nm fast?

- · Yes!
 - Intel: P4EE @ 3.46 GHz (Q4'04)




- OSU team reported 327 MHz post-layout clock frequency for a single cycle RV32i CPU
 - A pipelined version can achieve > 1 GHz clock!

Sing Sing	gle-cycle f	RV32i des	ign			
	Synthesis			Place-and-route		
Standard cell library	Frequency [MHz]	Area [um^2]	PDP [pJ]	Frequency [MHz]	Area [um^2]	POP [pJ]
sky130_osu_18T_hs	398	155,774	33.8	327	197,744	239.1

ASIC flow objective: RTL to GSDII

 Also called the Automated PnR and/or Physical Implementation


Simplified RTL to GSDII Flow:




Synthesis:

The RTL to GDSII (Register Transfer Level to Graphic Design System II) design process takes many steps, that are -:

 Synthesis - it converts hardware description languages such as VERILOG into gate-level representations part of a standard cell library. The cells part of this library have a regular layout. Each of these have different views/models such as Electrical, HDL, Spice etc.





• Floor Planning involves optimizing chip performance, area utilization, and connectivity through spatial arrangements (i.e. the layout and placement of various components) The three main purposes of floor planning are firstly, minimizing wire lengths, secondly, reducing signal delays, thirdly, optimizing power distribution, and fourthly, ensuring efficient chip utilization. Power Planning aims to ensure stable and reliable power delivery to all components by effective distribution and design of power supplies and power distribution networks (PDN). The main purposes of this are minimizing voltage drop and noise, reducing power distribution network (PDN) resistances and capacitances, and ensuring uniform power distribution throughout. Usually the chip is powered through VDD pads which are connected to various components through parallel rectangular strips causing lesser resistance.





Floor and Power planning:

- Floor
- Chip Floor-Planning: Partition the chip die between different system building blocks and place the I/O Pads











Power planning




What is placement?


• Placement - it is the process of determing where a component will be placed on the chip. The components can include standard cells, macros, and I/O pads. The cells are usually placed on floorplan rows, and are aligned with the sites. There are majorly two steps - global and detailed.


Place the cells on the floorplan rows, aligned with the sites.





Usually done in 2 steps:






Clock tree synthesis:


This step is done before routing, because the clock needs to be routed by delivering the clock to all sequential elements.

- Create a clock distribution network
 - To deliver the clock to all sequential elements (e.g., FF)
 - · With minimum skew (zero is hard to achieve)
 - · And in a good shape
 - Usually a Tree (H, X, ...)



Routing:

The determination of the interconnections of the components through the various metal layers, whose thickness, pitch etc is detailed by the PDK. The SKY130 has 6 layers.




- Metal tracks from a routing grid.
- Routing grid is huge
- Divide and conquer
 - Global routing: Generates routing guides
 - <u>Detailed routing</u>: Uses the routing guides to implement the actual wiring.

Sign off:


- Physical verifications
 - Design Rules checking (DRC)

- Layout vs. schematic (LVS)
- Timing verification
 - Static timing analysis

Open Lane:



Strive SoC family:



Open Lane ASIC Flow:

Main Goal:

Produce a clean GDSII with no human intervention (no-human-in-the-loop)

- Clean means:
 - No LVS Violations
 - No DRC Violations
 - Timing Violations? WIP!
- Tuned for SkyWater 13onm Open PDK
- Containerized
 - Functional out of the box
 - Instructions to build and run natively will follow

Can be used to harden Macro chips

Two modes of operation:


Autonomous or Interactive

Design space exploration:

Find the best set of flow configurations.


Large number of design samples.

- 43 designs with their best configurations
- · More will be added soon.





Synthesis Exploration:



Design exploration:


Design	Runtime	Cell Count	TR Vice	FP_CORE_UTIL	ROUTING_STRATEGY	GLB_RT_ADJUSTMENT
aes	1h29m8s	22932	1	40	1	0.05
aes	1h34m31s	22932	2	30	1	0.05
aes	1h41m14s	22932	9	40	1	0.05
aes	1h47m14s	22932	1	45	1	0.05
aes	1h44m14s	22932	- 1	40	1	0.05
aes	1h47m59s	22932	1	45	1	0.05
aes	1h49m7s	22932	1	45	1	0.05
aes	1h43m54s	22932	2	30	1	0.05
aes	1h42m58s	22932	8	30	1	0.05
cordic	0h10m51s	8275	0	45	0	0.15
cordic	0h10m35s	8275	0	45	0	0.15
cordic	0h9m55s	8275	2	40	0	0.15
cordic	0h11m25s	8275	0	45	0	0.15
cordic	0h10m3s	8275	0	30	0	0.15
cordic	0h11m6s	8275	4	40	0	0.15
cordic	0h11m3s	8275	4	40	0	0.15
cordic	0h10m25s	8275	0	30	0	0.15
cordic	0h10m26s	8275	3	30	0	0.15

Open Lane Regression Testing:

- The design exploration utility is also used for regitesting (CI)
- We run OpenLane on ~70 designs and compare the results to the best known ones


Design	Runtime	Cell COunt	TR Vios
jpeg_encoder	3h16m7s	73624	0
strfVe_soc	3h14m0s	73271	0
aes256	1h35m51s	64435	0
genericfir	1h2m36s	48849	0
aes128	1h7m50s	44658	0
TEA	2h11m8s	44026	0
rc6_core	1h43m44s	35304	0
double_sqrt	1h14m18s	29252	0
lir5sfix	1h14m5s	24950	0
y_huff	0h54m48s	16826	0
sha3	0h21m18s	16372	0
ocs_blitter	0h17m48s	10997	0
sub86	0h12m35s	7655	0
CPU	Oh11m7s	7342	0
cordic	0h10m13s	7210	0

Open Lane ASIC Flow:



Design for test:

- Scan Insertion
- Automatic Test Pattern Generation (ATPG)
- Test Patterns Compaction
- Fault Coverage
- Fault Simulation




Logic Equivalence Check (LEC):


- Every time the netlist is modified, verification must be performed
 - · CTS modifies the netlist
 - · Post Placement optimizations modifies the netlist
- LEC is used to formally confirm that the function did not change after modifying the netlist

Dealing with Antenna Rules violations:


- When a metal wire segment is fabricated, it can act as an antenna.
 - Reactive ion etching causes charge to accumulate on the wire.
 - Transistor gates can be damaged during fabrication



- Two solutions:
 - Bridging attaches a higher layer intermediary
 - Requires Router awareness (not there yet!)
 - Add antenna diode cell to leak away charges
 - Antenna diodes are provided by the SCL



- We took a preventive approach
 - Add a Fake Antenna Diode next to every cell input after placement
 - Run the Antenna Checker (Magic) on the routed layout
 - If the checker reports a violation on the cell input pin, replace the Fake Diode cell by a real one



Static Time analysis:

RC Extraction: DEF2SPEF

STA: OpenSTA (OpenROAD)

Physical verification DRC and LVS:

- Magic is used for Design Rules Checking and SPICE Extraction from Layout
- Magic and Netgen are used for LVS
 - Extracted SPICE by Magic vs. Verilog netlist


What is GITHUB?

GITHUB is a remote repository collection.

DAY 1: Lab 1

```
** package require openiane 0.9
0.9

** prep -design picorv32a
[INFO]: Using design configuration at /openiane_flow/designs/picorv32a/config.tcl
[INFO]: Surcing Configurations from /openiane_flow/designs/picorv32a/config.tcl
[INFO]: POKS root directory: /home/vsduser/Desktop/work/tools/openiane_working_dir/pdks
[INFO]: POKS root directory: /home/vsduser/Desktop/work/tools/openiane_working_dir/pdks
[INFO]: Setting POKPATH to /home/vsduser/Desktop/work/tools/openiane_working_dir/pdks/sky130A
[INFO]: Sourcing Configurations from /openiane_flow/designs/picorv32a/config.tcl
[INFO]: Sourcing Configurations from /openiane_flow/designs/picorv32a/config.tcl
[INFO]: Preparing LEF Files
[INFO]: Preparing LEF LEF
[INFO]: Preparing LEF LEF
[INFO]: Preparing LEF LEF
[INFO]: Preparing LEF LEF
[INFO]: Preparing LEF
[INFO]: Pre
```



```
vsauser@vsasquaaron: ~/Deskcop/work/coots/opentane_working_an/opentane/aesigns/pic... :
File Edit View Search Terminal Help
28. Printing statistics.
=== picorv32a ===
   Number of wires:
                                 14596
   Number of wire bits:
                                14978
   Number of public wires:
                                 1565
   Number of public wire bits:
                                 1947
   Number of memories:
                                    0
   Number of memory bits:
                                     0
   Number of processes:
                                    0
   Number of cells:
                                14876
     sky130_fd_sc_hd_a2111o_2
                                   1
    sky130_fd_sc_hd__a211o_2
                                    35
     sky130_fd_sc_hd__a211oi_2
                                   60
                                   149
     sky130_fd_sc_hd__a21bo_2
     sky130_fd_sc_hd__a21boi_2
                                   8
     sky130_fd_sc_hd__a21o_2
                                   57
     sky130 fd sc hd a21oi 2
                                 244
     sky130 fd_sc_hd_a2210_2
                                  86
     sky130 fd sc hd a22o 2
                                  1013
     sky130 fd sc hd a2bb2o 2
                                  1748
1-yosys_4.stat.rpt
```