

Operating System

Date / /	
Page	RANKA

I. Introduction and Background :

II. Process Management :

- Process Concept
- CPU Scheduling
- Process Synchronization
- Concurrent Programming
- Deadlocks and Threads

III. Memory Management


- RAM chip - Implementation.
- Loading - Linking and Address Binding
- Techniques
- Paging
- Multilevel Paging
- Inverted Page Table
- Segmentation
- Segmented Paging.
- Virtual Memory

IV. File and Device Management

V. Protection and Security

processor unit \Rightarrow cycles/sec = Hertz

I. Introduction and Background -



- Operating System is also known as System Software.
- It provides an Environment.
- Processor executes ^{instructions of} the programs in a sequential manner.

2.2 GHz

$$2.2 \times 10^9 \text{ Hz} = 2.2 \times 10^9 \text{ cycles/sec.}$$

$$\begin{aligned} 2.2 \times 10^9 \text{ cycles} &\rightarrow 1 \text{ sec.} \\ 1 \text{ cycle} &\rightarrow \frac{1}{2.2 \times 10^9} \text{ sec.} \\ &\triangleq \text{ns} \end{aligned}$$

1 cycle \Rightarrow 1 micro instructions Execution.

Phases of Execution of instructions -

LF - fetch

LD - Decode

OF - Operand fetch

Execut. -

WB. -

MS - Secondary memory }
 }

MS - Main memory }
 }

RS - Registers }
 }

→ Program in Execution is known as a process.

→ Program → passive Entity \rightarrow S. Memory
 Process → Active Entity \rightarrow M. Memory

• Types of operating system-



- ① Batch Operating System
- ② Multi Programming OS
- ③ Multitasking OS
- ④ Multiprocessor OS
- ⑤ Real time OS.

① Batch Operating System \rightarrow


\rightarrow Efficiency = $\frac{\text{Total no. of jobs done}}{\text{Total time taken}}$

\rightarrow Processor System \rightarrow Unique Processor \rightarrow Multiprocessor

ROM



\rightarrow Similar types of Batch are punched at one time.



• System Call -

- It is a request made by the user program to get the service of an operating system.

```

int main()
{
    int a, b, c;
    scanf("%d %d", &a, &b);
    c = a + b;
    printf("%d", c);
    return 0;
}
  
```

$\xrightarrow{\text{read()}}$
 $\xrightarrow{\text{System call}}$
 $\xrightarrow{\text{write()}}$


→ Disadvantage

- CPU remains Idle at the time of I/O work.
- ~~Switches between processes~~
- CPU performs only one job at a time then ~~can~~ only it can move to next job
- .

* Multiprogramming OS → (Unique Processor)

• Degree of Multiprogramming →

- The number of programs residing in the main memory at any point of time is known as Degree of Multiprogramming.



- At least 1 program is present in Main memory, the CPU can never be Idle.

→ In the

* Multitasking OS → (Unique processor)

- It is an Extension of Multiprogramming OS.

→ Extend keyword → Inheritance


↳ parent class property → Child class

- Code Reusability - Everything of Multiprogramming is inherited to Multitasking.

- CPU is shared b/w the programs in Time Sharing manner.

$$\text{Time Quantum} (\text{TQ}) = 2 \text{ ms. e.g.}$$


- Switching is fast ⇒ So seems to be Multi Program at one time.



→ Maximum duration of time a process can hold the CPU is Time Quantum.

↳ Multitasking OS.

* Multiprocessor OS -



- Multiple processor.
- All other resources will be same.
- Resources will be shared with all these CPUs.
- No. of jobs → distributed → Efficiency ↑
- Advantage - Efficiency increased
- Fault tolerant — if one CPU gets fault, work trans. to other.
- Disadvantage
 - ↳ competition & contention in Accessing the Resources from Main memory.
- Parallelism → Can be achieved.
 - ↳ parallel work →
 - ↳ Multiple process → Execution.
- ~~Economical~~ → ~~Efficient~~.
- Contention → Resource Sharing


→ 10 Processor → Same time of work.

- in + system

→ 10 System → Same time of work.

* Realtime OS →

→ Realtime application → Strictly Time bounded System
Real time System



→ Missile Launching.

Hard R.T.S

↳ if 100 attempts, then 100 attempts must be succeeded.

→ No, unsuccessful is allowed.

Soft R.T.S

↳ 100 attempts, → 90 - successful. } 9+1%
 10 - unsuccessful. } fine.

→ Unsuccessful is allowed.

→ online Transaction OPTP..

• Process Concepts →

Programs

Process

Sec. Mem.

→ Primary Memory

→ Processes → User Process

→ ~~sys.~~

→ Process → ID assigned → PID → Process Identification number:
 ↳ number, with the help of this, OS identifies the process. → Uniquely identify

Register - GPR - General Purpose Register - R₀, R₁ --- R_m
 L SR. - Special Register
 L PC, AC, MAR
 TR, DR.

Date / /	
Page	RANKA


- Attributes Of a Process -

- ① Process ID
- ② Process State
- ③ Process Counter
- ④ Priority
- ⑤ General Purpose Register.
- ⑥ List of open files.
- ⑦ List of open Devices
- ⑧ Protection information.

Context

- Program Counter -

→ It holds the address of the next ~~program~~ ^{instructions} ~~executed~~.



→ Always holds the address of next instruction that will be executed by processor.

- Accumulator - (Add - Binary)

→ One of the Operands present in Accumulator
 → One in General purpose Register.
 → Stores Result.

- MAR - (Memory Address Register)

→ holds the ~~current~~ Address of the current instruction that is being Executed by the processor.

A IR → (Instruction Register)

→ It holds the current instruction that is being Executed by the process.

* DR → (data register)

• It holds the Data.

* TR →

→ It holds the Temporary Data

→ Unique - Processor → Multitasking

↳ Process

↳ Every process has Process Counter

Program Counter

↳ Hardware

↳ Stores

the address

of last instruction

Software

done

→ Maintain Switching

• Priority -

↳ Process → Priority assigned -

Java - SetPriority() .

OS - assign - by default Priority

Algorithm } - Priority

• General purpose Register -

↳ Attached with CPU. → hardware.

$R_0 \} \rightarrow$ Process → Register Allocated

R_1

R_2

\vdots


R_n

• PSW → (Program State word)

↳ Temporary Data

Protection information

↳ Importance → Protection assigned to important only
 ↳ Security Provided



Priority Based Scheduling → Priority → PCB
 taken from

Ready Ready

* Process - State Diagram -




Diagram of I-process

- ① Long - term scheduler } (LTS)
 - ② Mid - term Scheduler. } (MTS)
 - ③ Short - term Scheduler. } (STS)
- ? OS (CPU Scheduler) → Sub-routine

- They are the modules of the operating systems.
- fixed program - Cannot be changed.

① LTS -

- It will bring the program from the secondary memory to Main memory.
- Degree of Multiprogramming → LTS will always increase the degree of multiprogramming.
- Each time LTS Executed, ~~one program will~~

- Memory Shortage
 - ↳ Suspend some Processes.
 - Low Priority Process Suspended.

② MTS →

↳ It Suspend the process and Resume the process
Suspend & Resume.

e.g - Swapper

* ③ STS .(CPU Scheduler)

- ↳ Who will get the Control of the CPU, STS, will decide it.
- Input - No. of processes }
 Output - 1 - Process. }
- Executed in Ready State only

• Dispatcher -

- ↳ It Dispatches the CPU ~~shift~~ between the processes.
- Provide CPU
- (Context Switching) is also done by the Dispatcher.


→ Execution Time -

Burst time

\downarrow
CPU Time + I/O Time

The ~~time~~ duration of time that is required by a process to complete its CPU work.

The duration of time that is required by a process to complete its I/O work.




• Pre-emption -

(Pre-empt) → because of some priority.
 ↳ triggered

(Non-pre-empt) → No priority

→ Process which is waiting will be Suspended.



→ If Process have to false CPU, it has to come to ready State to take control of CPU..

Q. Consider there are n -processor in a system. and maximum m -processes can be present in the system. what could be the minimum and maximum no. of processes that could be present in the ready, running and waiting state.

		min	max
(1)	n - Proc.	0	m
	n - Proc. \rightarrow Ready	n	m
	m - Proc - Maxin	n	m
	Running	n	m
	Waiting	0	m

$m = 10$
 $n = 3$

No. of Processors - can restrict - Maximum processes in Running state.

Can't say - Depends on the size of Ram
 ↳ if maximum is not given.

- Arrival time (AT)

- ↳ The time when the process arrives in the ready queue is known as Arrival time of a process. - Exact time.
- ↳ Every process has its own arrival time.

- Burst time (BT) (CPU Time)

- The amount of CPU time required by a process for its completion is known as Burst time of a process.
- ↳ Duration of time for execution of process.

- Completion time (CT).

- The time when the process completes its execution is known as completion time of a process.
- CPU work + I/O work - Time.
- When I/O time is 0 (negligible), then Execution time is equal to Burst time.

- Turn Around Time (TAT)

- ↳ The time difference between the Completion time & arrival time of a process is known as Turn around time of a process.
- ↳ i.e. $(TAT = CT - AT)$
- ↳ Time = Ready + Running + Waiting.

- Waiting time (WT)

- The time difference b/w T.A.T and Burst Time of a process is known as waiting time of a process.
- i.e.


$$W.T = TAT - BT$$

Ready + running — running
+ waiting

• Response Time (RT)

↳ The time difference b/w the 1st response and Arrival time of a process is known as Response Time of a process.

(1st response) means - the time when the process gets the control of the CPU for 1st time.




① CPU Bound

→ Those processes who spent more time doing the CPU work.


② I/O Bound -

→ Those processes who spent more time doing the I/O work.



LTS → Choose the process to do I/O and CPU work both, for that Efficiency will be greater.

• Context Switching -




→ The control of the CPU is given to another process by Context switching from one process to another.

→ whenever, there is context switching, generally, two processes will be involved in context switching.

↳ state change

↳ changes in the Attributes.

↳ It is one type of Overhead for the system.



CPU Scheduler ()

{

.....

dispatcher();

}

dispatcher()

{

.....

}

* • CPU Scheduling -

who :- STS or CPU Scheduler

where :- Ready Queue / State

when :- ① (i) Running → Terminated

(ii) Running → waiting

(iii) ~~P~~ Running → Ready

Pre-emption

टीका दी

CPU
Take

② (i) new → ready


(ii) waiting → Ready

हो सकता है !

* CPU Scheduling Algorithms :-

1 First Come First Served - (FCFS)

Criteriq :- Arrival Time (AT)



$P_1 \leftarrow P_2 \leftarrow P_3 \leftarrow P_4 \leftarrow P_5$

Tie - PID → Lowest - 1st
Older process → 1st in queue

mode :- Non-preemptive mode



Q.	P.N	A.T	B.T	C.T	T.A.T	W.T
1	0	0	4	4	4	0
2	1	9	3	7	6	3
3	2		1	8	6	5
4	3		2	10	7	5
5	4		5	15	11	6
					34/5	19/5

Avg. TAT = ?

RQ

Avg. WT = ?



Gantt chart →



NOTE - if the arrival time of the processes are same, then schedule the process based on the Lowest Process ID.



Q.	P.N	A.T.	B-TCTTAT	WT
1	6.	4 22	16	12
2	②	5 7	5	0
3	3.	3 10	3 7	4
4	①	1 2	1	0
5	4	2 12	8.	6
6	5	6 18	13	7
			50 43 / 6	29/6

Gantt chart -




P.N	AT	BT	CT	TAT	WT
1	10	4	18	8	4
2	9	5	14	5	0
3	3	2	5	2	0
4	2	1	3	1	0
5	3	3	8	5	2
6	11	6	24	13	<u>7</u>
				<u>34/6</u>	<u>13/6</u>

Gantt chart -




	P·N	A·T	B·T	CT	T·AT	W·T
1	0	13	13	13	13	0
2	1	15	20	15	14	12
3	2	17	2	17	15	13
					$\frac{28}{3} + \frac{2}{3}$	$\frac{25}{3}$
					= 14	= 8.33



0 13 15 17

P₂
P₃


	P·N	A·T	B·T	CT	T·AT	W·T
1	0		20	20	20	0
2	1		2	22	21	19
3	2		2	24	22	20
					$\frac{39}{3}$	= 13



0 20 22 24

(CT-AT)

P.N	A-T	B T	C T	TAT	WT (TAT-BT)
① 1	0	2	2	2	0
② 2	1	2	4	3	1
3	2	20	24	<u>22</u> 27/3	<u>2</u> 3/3 = ①





• Convoy Effect →

if the FCFS, if the B.T of the 1st process,
is very very large, then it will have a huge impact
on the average waiting time of the processes.
This is known as Convoy Effect.


Job Id	BT	CT	Job	A-T	BT	WT?
P	4		1	0.0	9	
Q	1		2	0.6	5	
R	8		3	1.0	1	
S	1					
T	2					

Gantt chart



Process Ex. T A-T SRT - Algo ?

	Ex. T	A-T
P ₁	20	0
P ₂	25	15
P ₃	10	30
P ₄	15	45



Waiting time of P₂ = 5 sec.

* Starvation -

- Indefinite postponement of the execution of the processes is known as Starvation.
 - When → Control of CPU → processes P given.
- Deadlocks.

* Shortest job first (SJF) -

Criteriq. - (Burst Time) }

Mode - (Non-preemptive) }

T - AT

Small


Burst Time

!

given
Priority

Q.	Process	AT	BT	CT	TAT	WT (TAT-BT)
1	P1	1	7	8	7	0
2	P2	2	5	16	14	9
3	P3	3	1	9	6	5
4	P4	4	2	11	7	5
5	P5	5	8	24	19	11
					53/5	30/5 = 6 sec.

Gantt chart -





NOTE - if the B.T of the processes are matching then Schedule the process Based on the Arrival Time:

CT-BT

Q. PID AT BT CT TAT WT(TAT-BT)

1	6	1	8	2	1
2	3	3	13	10	7
3	4	6	19	15	9
4	1	5	6	5	0
5	2	2	10	8	6
6	5	1	7	2	1
				42/6	24/6 = 4
				= 7	

G.C

Q. PID AT BT

1	0	7
2	1	5
3	2	3
4	3	1
5	4	2
6	5	1

★ Preemptive Shortest job first - (SRTF)

~~Shortest Job First~~ (Shortest Remaining Time first)



Criteriq \Rightarrow (Burst Time) ?

Mode \Rightarrow Preemptive }

Gantt Chart

CT-M

Q.	PID	AT	BT	CT	TAT	WT	TAT - BT
1	3	4	23	10	-	6	
2	4	2	9	5	-	3	
3	5	1	7	2	-	1	
4	2	6	19	17	-	11	
5	1	87	26	25	-	18	
6	2	432	106	4	0		
				63/6		33/6	

Gantt Ch.


Rq

$$P_3 \leftarrow P_2 \leftarrow P_1 \leftarrow P_4 \leftarrow P_5$$

* Q. Consider three processes - A, B, and C known to be scheduled as per SRTF Scheduling Algorithm. A has run for 4 units of time, then process C arrives, when C has run for 1 unit of time, then process B arrives and it completed its execution running 2 units of time. what is the minimum burst time of A and c respectively.

PID	AT	BT
A		4
C		1
B		2

greater than



Minimum B.T of A and c

Remaining B.T of c > B.T of B

BT of c > (2)

B has preempted C

minimum B.T = (3)

Remaining B.T of A > B.T of C

B.T of A > (4) → minimum

greater than

(4) → = (5)


D ≠ 5 + 4 - (9)

Scheduling

★ Round Robin Algorithm -

Criteriq → A Arrival time, / Time Quantum

Mode → (Preemptive)



Preemption

→ Less TQ ↓

→ It is used for Interactive System / Application

Q.


PID TAT BT

1	0	X 2 0
2	1	5 3 X 0
3	2	2 0
4	3	X 0
5	4	X X 2 0
6	6	3 X 0

$$TQ = 2$$

Ready Queue

$P_2 \leftarrow P_3 \leftarrow P_1 \leftarrow P_4 \leftarrow P_5 \leftarrow P_2 \leftarrow P_6 \leftarrow P_5$



* Always New ~~task~~'s first priority in the Ready Queue.

New to Ready

→ more priority
than

Running to Ready

Overhead - wastage

Date / /

Page



Q.

	P.F.D	A.T	B.T	C.T	T.A.T	R.T
1	3		20			
2	2		120			
3	6		31			
4	8		10			
5	4		31			
6	3		120			


$$T.Q = 2$$

Round Robin

Avg. TAT? Avg. RT?


Avg. WWT?

RQ.



RQ

$P_1 \leftarrow P_6 \leftarrow P_S \leftarrow P_2 \leftarrow P_3 \leftarrow P_4 \leftarrow P_6$



- if $TQ \downarrow$, then no. of context switches increases \uparrow
- if $TQ \uparrow$ then no. of context switches decrease \downarrow
- if $TQ \downarrow$ then average response time \downarrow decrease
- if $TQ \uparrow$ then average response time \uparrow increases.
- If TQ is very very Large, it will behave Like FCFS (First Come First Serve Algorithm).

* Priority based Scheduling

a) Non-preemptive Priority Scheduling .

Criteria :- Priority No.

Mode :- Non-preemptive

c.g -	Priority	P.N	AT	BT
	4	1	0	4
	5	2	1	5
highest \leftarrow	7	3	2	1
	2	4	3	2
Llowest \leftarrow	1	5	4	3
	6	6	5	6

P_2, P_3, P_4, P_5

\leftarrow 4 unit of Time

$P_3 < P_2 < P_4 < P_5$

\leftarrow 4 unit.

P_6



P ₁	P ₃	P ₆	P ₂	P ₄	P ₅	
0	4	5	11	16	18	21

Note →

If the priority of the processes are matching then Schedule the process based on the arrival Time.

Q.	Priority	PID	AT	BT
	4	1	4	6
	5	2	6	3
	6	3	3	4
	6	4	2	2
	High ←	7	5	10
	Low ←	3	6	2

	P ₅	P ₄	P ₁	P ₆
	0	1	2	4




⑥ Preemptive Priority Scheduling -

Criteria - Priority No.

Mode - Preemptive

Q.	Priority	PID	AT	BT
Low	4	1	1	4' 20
5	2	2	2	20
7	3	2	3	20
High	8	4	3	8' 00
5	5	3	4	0
6	6	4	5	20

$P_4 \leftarrow P_3 \leftarrow P_6 \leftarrow P_2 \leftarrow P_5 \leftarrow P_1$




$RQ \leftarrow P_1 \leftarrow P_2 \leftarrow P_3 \leftarrow P_4 \leftarrow P_5 \leftarrow P_6$

$P_2 \leftarrow P_3 \leftarrow P_4 \leftarrow P_5 \leftarrow P_6$

5 sec.

$P_4 \leftarrow P_3 \leftarrow P_6 \leftarrow P_2 \leftarrow P_5$



if $\{P_1, P_2\} \subseteq RQ \subseteq P_3 \in P_4$

$\{P_1, P_2\} \subseteq RQ \subseteq P_1 \in P_3 \in P_2 \in P_5$

$\{P_1, P_2\} \subseteq RQ \subseteq P_1 \in P_3 \in P_4 \in P_5 \in P_6 \in P_7 \in P_8$

$P_1 \in P_2 \in P_3 \in P_4 \in P_5 \in P_6 \in P_7 \in P_8$

$P_1 \in P_2 \in P_3 \in P_4 \in P_5 \in P_6 \in P_7 \in P_8$

Q) Program of FCFS -

n - processes → input → Array

AT BT

Input

Gantt chart

↳ Computation

AT - Scheduling

Array

Temp no ~ BT

Remove

Process
compute

↳ Array

CT → Stop

Temp regis

Input

Select - AT → BT amount of time

↳ Add + BT

TA T?

WT?

#include <iostream>

using namespace std;

int main()

{ int AT

```

#include <stdio.h>
#include <stdlib.h>
#define max 30
void main()
{
    int i, j, n, bt[max], qt[max], wt[max], tat[max]
    temp[max];
    float avgwt = 0, avgat = 0;
    printf("Enter the no. of processes");
    scanf("%d", &n);
    printf("Enter the burst time of process");
    for(i=0; i<n; i++)
        scanf("%d", &bt[i]);
    printf("Enter the arrival time of process");
    for(i=0; i<n; i++)
        scanf("%d", &qt[i]);
    temp[0] = 0;
    printf("process \t Burst time \t Arrival time \t
           waiting time \t Turn around time \n");
    for(i=0; i<n; i++)
    {
        wt[i] = 0;
        tat[i] = 0;
        temp[i+1] = temp[i] + bt[i];
        wt[i] = temp[i] - qt[i];
        tat[i] = wt[i] + bt[i];
        avgwt = avgwt + wt[i];
        avgat = avgat + tat[i];
    }
    printf("%d \t %d \t %d \t %d \t %d \t %d \t
           %d \n", i+1, bt[i], qt[i], wt[i], tat[i]);
}

```

$$\text{avgwt} = \frac{\text{avgwt}}{n};$$

$$\text{avgat} = \frac{\text{avgat}}{n};$$

```
printf("average waiting time %f\n", avgwt);  
printf("average turn around time %f\n", avgtat);
```

1


Longest Job First (LJF)

- Priority = BT
- Mode = Non-preemptive


(Longest BT)

P.	PID	AT	BT
1		0	3
2		1	2
3		2	4
4		3	5
5		4	6

Chart



P.	PID	AT	BT	CT	TAT	WT
1		3	3	18	15	12
2		1	2	2	1	0
3		2	3	15	13	10
4		4	2	20	16	14
5		6	6	12	6	0
6		2	4	6	4	0
					55/6	36/6 = 6






- Premptive LTF (08) LRTF →


- Criteriq - BT

Mode - Premptive

Q.	PID	AT	BT	STTATF	WTF
1	1	2	3	21	20
2	2	4	4	20	8
3	3	6	5	17	14
4	4	8	5	12	8
				50/4	70/9 = 10



Q. Consider the following dependency graph :-




→ At what time, all the process will complete its Execution assuming 2 - CPU's ?

Note - ⑨ Non-pre-emptive mode.

⑩ A process can't be Executed on both the CPU's

	CPU ₁	CPU ₂
at T=0	P ₁	
T=2	P ₂	P ₃



• Highest Response Ratio Next (HRRN)

- ⇒ Criteria :- Response Ratio (RR)
- ⇒ Mode :- Non-promptive.


* Response Ratio = $\frac{W + S}{S}$

where,

W = waiting time of a process in Ready Queue

S = Service time or Burst time

Q.	PID	AT	BT
1	0	3	
2	2	6	
3	4	4	
4	6	5	
5	8	2	



AT = 9

$$R.R \text{ of } P_3 = S + t / t = 9 / 4$$


$$R.R \text{ of } P_4 = 3 + S / S = 8 / 5$$

$$R.R \text{ of } P_s = 1 + 2 / 2 = 3 / 2$$

$$R.R \text{ of } P_4 = \frac{7 + S}{S} = 12 / 5$$

$$R.R \text{ of } P_3 = \frac{S + 2}{2} = 7 / 2$$

Q	PD	AT	BT
1	1	1	1
2	3	2	2
3	4	3	3
4	6	5	5
5	8	1	1



at 8

$$\text{R.R. of } P_3 = \frac{4+3}{3} = 7/3 = 2.$$

$$\text{R.R. of } P_4 = \frac{2+5}{5} = 7/5 = 1.4$$

$$\text{R.R. of } P_5 = \frac{0+1}{1} = 1$$

at 5 !!

$$\text{R.R. of } P_4 = \frac{8+3}{5} = 11/5 = 2.2$$



$$\text{R.R. of } P_5 = \frac{5+1}{3} = 6/5 = 3/1 = 4$$

Q.	PN	AT	BT	I/O	CPU
	1	0	1	2	2
	2	1	2	4	5
	3	2	3	6	8

what is the completion time of the processes P₁, P₂ and P₃ using SRTF scheduling algorithm?

Note -

- (a) The process first performs CPU work, followed by I/O work and again followed by CPU work
- (b) I/O of the processes can be overlapped as much as possible.



* Multilevel Queue Scheduling Algorithm -

P₁ → 2

P₂ → 1

P₃ → 3

P₄ → 4

P₅ → 1


P₆ → 3

P₇ → 2

P₈ → 4


P₉ → 1

P₁₀ → 5




- Starvation of Lowest priority queue.
- Suffering from Starvation.
- Transitions not allowed.

Multilevel feedback Queue scheduling Algorithm →



- No starvation
- Transition Allowed.

Q Consider a system, which has 9 CPU bound process with BT of 40 sec., the Multilevel Feedback Queue Scheduling Algo - is used and the queue time quantum is 2 sec, and in each level it is incremented by 5 sec. How many times the process will be interrupted, and in which queue the process will complete its execution.



#

Name of Scheduling Algo.Starvation

①	FCFS ✓	NO
②	SJF ➔	Yes
③	SRTF ✗	Yes
④	RR No	NO
⑤	Priority Non-preemptive ✓	Yes
⑥	Priority preemptive ✗	Yes
⑦	LJF ✗	Yes
⑧	LRTF ✓	No
⑨	HRRN ,	No
⑩	Multilevel que. Sch. Algo	Yes
⑪	Multilevel que. Sch. Algo. <small>feedback</small>	No

Indefinite postponement of the execution of the process



flip-flop - smallest storage of the memory.

↳ either 0/1.

↳ 1 bit storage

Many flip flop → Register

Many Register → RAM



If, ID, OF, EX, WB


T₀ → AR ← PC

T₁ → IR ← M[AR]

PC ← PC + 1;

T₂ : →

32 bit



$\text{Count} = \text{Count} + 1;$

Load $R_p, M[\text{Count}]$

$R_p \leftarrow R_p + 1$

Store $M[\text{Count}], R_p$


Many

Microinstruction

Sequence of

Microinstructions

• Process Synchronization →



Co-operating Processes

→ Those processes that can affect the execution of other processes, and could be affected by the execution of other processes are known as Co-operating processes.

→ Something will be shared between processes.

Independent Processes


→ Those processes that can not affect the execution of other processes, and could not be affected by the execution of other processes are known as Independent processes.

• Producer Consumer Problem - (Bounded Buffer)

```

int in = 0, out = 0;
int Buffer[N];
int count = 0;

void Producer()
{
    int itemp;
    itemp = Produce();
    Buffer[in] = itemp;
    in = (in + 1) mod N;
    count = count + 1;
}
  
```



```

void Consumer()
{
    int itemc;
    itemc = Buffer[out];
    out = (out + 1) mod N;
    count = count - 1;
    Consume(itemc);
}
  
```

while (1) {
 }
 }
 {
 }
 no infinite
 Loop, it
 can break.

→ while (count == N);

if

while (count == N)
{

 }

while (count == 0);

Synchronisation

→ Micro Instruction → Atomic (Indivisible)

→ Instruction → Non-Atomic

Producer

- T₀ Load R_P, M[Count]
- T₂ R_P ← R_P + 1
- T₄ Store M[Count], R_P

Consumer

- T₁ Load R_C, M[Count]
- T₃ R_C ← R_C - 1
- T₅ Store M[Count], R_C

(4), (6) (5)

T ₀	T ₁
T ₂	T ₃
T ₄	T ₅

T ₁	T ₀
T ₃	T ₂
T ₅	T ₄

T ₀	T ₃
T ₁	T ₄
T ₂	T ₅

Count = 5	6	4
-----------	---	---

Race Condition →

→ if the output of the instructions is dependent on the ~~types~~^{order} of execution of the processer. then it is called Race Condition.

Order of execution

Output unpredictable

→ types of execution of microinstructions.

→ Sequence of order of execution

- Universal Assumption - (To solve Synchronisation problem)

→ The Running Process Can get preempted at any point of time after completing the current instruction / Microinstruction.

- Moto → Consistency |

209/22

→ Following three conditions ^{Should be} satisfied simultaneously in order to achieve Synchronisation -

- ① Mutual Exclusion
- ② Progress
- ③ Bounded waiting

→ Standard of Program (P)

do {

Entry Section

Critical Section

Exit Section

Remainder Section)


} while (true);

Note -

Any Program Can be divided in four Sections - and critical is the most important one.

Critical section -

- The portion of program text, where the shared variables are kept is known as Critical section.



Remainder section -

- The portion of program text, where independent variables are kept is called Remainder section.

Mutual Exclusion →

- The Processes Should Enter inside the critical section in a mutually Exclusive manner. That means No two processes should be present simultaneously in the critical section.


Progress -

- The processes, those who are interested to enter inside its critical section, must be present ~~in~~ their respective Entry section. Among those processes, one of the process must be allowed to enter inside the critical section immediately, if the critical section is free.

- The decision that who will Enter inside the critical section should be taken by those processes, who are present in their respective entry section. And this decision should not be postponed indefinitely.
- Not interested processes should not block the processes who are interested to enter inside the critical section.

Bounded Waiting →

- There must exist a bound on the no. of times that other processes are allowed to enter inside this Critical Section after a process has made a request to enter inside its critical section and before its request is granted.



About given -


→ This algorithm is known as
 "Sloof Alternation Algorithm"
 / Backer's Algorithm.

e.g -

P_i

boolean 'flag [2];

p_j



while (-1)

{ .flag [i] = .true ;

while (.flag [j] == .true);

C.S

.flag [i] = .false ;

}

while (1)

{ .flag [i] = .true ;

while (.flag [i] == .true);

C.S


.flag [i] = .false ;

}

M.F = ✓

P = ✗

\Rightarrow



B.W = ✓

↳ Deadlock



e.g -

bool flag [2];

P_i

bool turn;

P_j

while (1)

{ flag[i] = true; turn = j;

while (flag[j] == true & turn == j);

C.S.

flag[i] = false;

}

while (1)

{ flag[j] = true; turn = i;

while (flag[i] == true & turn == i);

C.S.

flag[j] = false;

}

M.E = ✓

P = ✓

B.W = ✗ ✓

 } all
satisfied

turn = j

∅

∅

 i i j

⇒ This algorithm is known as "peterson's Algorithm"
 → (peterson's correct solution).

100

Date / /

Page



Q.

 P_1

while ($S_1 \neq S_2$);
 C.S.

Ques

 $S_1 = S_2$ P_2

while ($S_1 \neq S_2$);
 C.S.

 $S_2 = !S_1$
 $S_2 \neq S_2$
 S_1 S_2 S S_2 S_2 S_2 S, S_2 $T T \rightarrow P_2$ $\underline{T F} \rightarrow P_1$ $F T \rightarrow P_1$ $F F \rightarrow P_2$

* Semaphore - (User-defined Data-type)

→ Semaphore is an integer variable that apart from initialization is accessed through atomic operations, i.e. wait() and signal().

Atomic - indivisible - Preemption not possible.

Wait() → Signal()

P() → V()

down() → up()

⇒ wait(s);

{
 while ($s \leq 0$);
 {
 $s--$;
 }
}

$s \rightarrow$ semaphore

⇒ Signal(s);

{
 $s++$;
}

⇒ if the value of Semaphore is less than or equal to zero, the process which is performing wait() operation ~~may~~ will wait until the value of Semaphore get changed to greater than zero.

→ Value will be changed by - either, signal operation is performed on the same semaphore, ~~by any other process~~ or, the value gets changed to positive value.



- Busy waiting
- If any process is in wait condition, if any user signal is operation will result busy.
 - If any process performing wait() on any semaphore, the value of the semaphore will be decremented by 1. And, if any process performing signal() on any semaphore, the value of the semaphore will be incremented by 1.
 - If any process performing wait() on any semaphore then, it will wait & for time busy. ~~for getting~~ At the end, any other process must have to carry in critical and perform signal() on the same semaphore.

- Semaphore →

- Positive Semaphore

$(-\infty \rightarrow \infty)$

Only integers

- Binary Semaphore

{ 0, 1 }
Only

- Delay - Semaphore -

Typical Struct Semaphore


{ int value;

Struct Process *L;

} ;

- Every instance of semaphore will have 2 - part, one integer + value and one - pointer.
- int value, will contain the value. and Pointer part will be pointing to a suspended list.

Semaphore P, Q, R ;
 typedef struct semaphore
 { int value;
 struct process * L ;
 };



- Every semaphore has their own ^{own} suspended list.

* Counting Semaphore →

* Wait (Semaphore S)

```
s.value = s.value - 1;
if (s.value < 0)
  suspend() the process and place its
  PCB in the suspended list.
```

}

→ Signal (Semaphore S)

$S.value = S.value + 1;$


 if ($S.value \geq 0$)

 { wakeupP() one of the processes from
 the Suspended list so, that it can
 Continue its further Execution

}

⇒ $S = -\textcircled{2}$

2 processes are in suspended list.



$$S = 3$$

$$2$$

$$1$$

$$0$$

$$-1$$

$$-2$$

$$-3$$

$$-4$$

$$P_1 \rightarrow \textcircled{2}$$

$$P_2 \rightarrow \textcircled{0}$$

$$P_3 \rightarrow \textcircled{0}$$

$$P_4 \rightarrow \textcircled{0}$$

$$P_5 \rightarrow \textcircled{0}$$

$$P_6 \rightarrow \textcircled{0}$$

$P(S);$

C.S

$V(S);$

Binary Semaphore

(S = 1/0)

1 → +ve
0 → -ve

6/11

void Wait (Semaphore S)

```

{
    if (S.value == 1)
        S.value = 0;
    else
        suspend();
}
  
```

Process and place its PCB in the Suspend list.

void Signal (Semaphore S)

```

{
    if (Suspended list is empty)
        S.value = 1;
    else
        wakeup();
}
  
```

wakeup() one of the process from the Suspend list

Note :- if S = 0, we can't predict how many processes are suspended or not, we have to see the Suspended list for getting the no. how many processes are suspended)

$\Rightarrow S = 0$

$P(S) \Rightarrow (S = 0) \Rightarrow$ suspended.

$\Rightarrow S = 1$

$P(S) \Rightarrow (S = 0) \Rightarrow$ gets out of program

$\Rightarrow S = 1$

$V(S) \Rightarrow (S = 1) \Rightarrow$ suspended list empty

$S = 0$

$V(S) \Rightarrow (S = 1) \Rightarrow$ suspended list empty
 $(S = 1)$

$\Rightarrow S = 0$

$V(S) \Rightarrow (S = 0) \Rightarrow$ suspended list is not empty
 wake up()

$\Rightarrow S = 1$

$V(S) \Rightarrow (S = 1) \Rightarrow$ suspended list is not empty
 wake up()

\Rightarrow Binary Semaphore provides mutual Exclusion

Q. 26 $P_i, i=1 \dots 9$.

repeat

$P(\text{mutex}) / V(S)$

{ Critical section }

$V(\text{mutex})$

forever.

(Mutex) - Binary

mutex = 1

P_{10} = identical $\rightarrow V(\text{mutex})$ - in place P mutex

largest no. of processes

$i = 1 \dots 10$




P_{10}

V_{10}


①

②




mutex = 10

C.S



S.L
Suspend List



$P_1 \& P_{10} \rightarrow \underline{\text{active}}$

$\Rightarrow 10$ Maximum processes at any time.

P Q S T

5

while(1) while(1)
 { w; } y:

Point '0'; Point '1';
 Point '0'; Point '1';

x: z: *(Note: x and z are swapped)*

3 3 *(Note: both x and z are swapped)*

• Producer Consumer Problem with the help of Semaphore -

Note Semaphore Mutex = 1;

Semaphore Empty = N;

Semaphore Full = 0;

Void Producer()

{ int item;

item = Producer();

exit (Empty);

wait (mutex);

Buffer [in] = item;

in = (in + 1) mod N;

Signal (mutex);

Signal (full);

}

Void Consumer()

{ int item;

wait (full);

wait (mutex);

item = Buffer [out];

out = (out + 1) mod N;

Signal (mutex);

Signal (empty);

consume (item);

}

⇒ Mutex is a binary Semaphore that will be used by the Producer & consumer to access the Buffer in a Mutually Exclusive manner.

⇒ Empty is a Counting Semaphore that will keep track of the no. of Empty slots inside the Buffer at any point of time.

⇒ Full is a Counting Semaphore that will keep track of the no. of filled slots inside the Buffer at any point of time.

↓ Scheduling Q₁
Synchronisation Q₂

	0	g'	← in, out -	0	9	← in, out
first ↓	1	6	← in < out	1	6	← out
consumer CPU	2			2	c	
	3			3	d	
	4			4	e	
	5			5	f	
	6			6	g	
	7			7	h	

$$\text{mutex} = X \otimes X \otimes 1$$

$$\text{empty} = g \# 8$$

$$\text{full} = \emptyset - X 0$$

$$\text{mutex} = X \otimes 1$$

$$\text{empty} = \cancel{X \otimes 1} 0 \# 10$$

$$\text{full} = 8$$

→ Semaphore is a synchronisation tool.

Q. What will happen, if we interchange wait(empty)
& wait(mutex) in producer's code

- (1) Some of the items produced by the producer will be lost
- (2) No problem the code still works fine
- (3) Both the consumer will access the Buffer simultaneously
- (4) There ~~will be~~ may be possibility of deadlock.

$$\text{mutex} = X \otimes 1$$

$$\text{empty} = \emptyset \# X - X - 2 - 3$$

$$\text{full} = \emptyset \# 7$$

Q. What will happen, if we interchange signal(mutex)
& signal(full), in producer's code.

~~$$\text{mutex} = X \otimes 1$$~~

$$\text{empty} = 8 \# 7$$

$$\text{full} = \emptyset + 1$$

2.55 $P(S, S = S - 1)$

if $S < 0$ then wait

$V(S) := S = S + 1$

if $S \leq 0$ then wakeup a proc.

P_b, V_b - wait and signal - Binary

x_b, y_b - Binary - $P_{S, 1}, V_{S, 1}$

$P(S) : (P_b(x_b))$

$S = S - 1;$

if ($S < 0$)

{ $V_b(x_b);$

$P_b(y_b);$

}

$V_b(x_b);$

$V(S) : (P_b(x_b));$

$S = S + 1;$

if ($S \leq 0$):

$V_b(y_b);$

$V_b(x_b);$

$x_b = x \neq 1$

$y_b = 0$

$S = 0, = -1$

This position is necessary, because
if it is not true, this process
will not be waked up again.

due to wait operation in $V(S)$.
→ no other process can wake up it.

→ NO two ~~sign~~ processes can perform wait and signal
simultaneously.

Q) Reader - writer problem →

(Reader favourable Code)

→ mutex = 1;
wrt = 1;

Void Writer()
{ wait(wrt);

C.S

Signal(wrt);

}

int ReadCount = 0;

Void Reader()

{ wait(mutex);
ReadCount ++;

if (Read Count == 1)

wait(wrt);

Signal(mutex);

C.S.

wait(mutex);

ReadCount --;

if (ReadCount == 0)

Signal(wrt);

Signal(mutex);

}

H.W

→ write a writer favourable code?

Q.

Q.10

P-C Problem

Shared buffer size = N

empty, full, mutex

0 N 1


\downarrow
available
slots
for the consumer
to read

\downarrow
available
slots for the
producer to
write

P,Q,R,S — either empty
or fullwait(.)
signal.

P N-1 Q

Q.



S-forks
S-philosopher

forks - resource

1st - right forks
2nd - left forks

Dining philosopher
problem

⇒ Deadlocks


• P(Left) ←
P(right)

int MP[5] — M-semaphores

C-S

V()

V()



• Concurrent Programming →

$S_1 := a = b * c;$ ↗
 ↘ $S_2 := d = e / f;$ ↗
 ↘ $S_3 := g = a / d;$
 $S_4 := h = g * i;$

$writeset = \{a, d, g, h\}$

$readset = \{a, b, c, d, e, f, g, i\}$

→ we can execute s_i and s_j statements parallelly or concurrently if and only if following 3 condⁿs are satisfied simultaneously.


$$(i) R(s_i) \cap w(s_j) = \emptyset$$

$$(ii) R(s_j) \cap w(s_i) = \emptyset$$


$$(iii) w(s_i) \cap w(s_j) = \emptyset$$

$$\Rightarrow \{b, c\} \cap \{d\} = \emptyset$$

$$\{e, f\} \cap \{ \cdot \}$$



Q.



↗

begin

S₁
S₂
S₃
S₄
S₅
S₆
S₇
S₈

begin

S₁;
parbegin
begin
S₂;
S₃;
end
begin
S₄;
S₅;
endi;
S₆;
S₇;

parend
S₈;
end;

Q. int Count = 0;

void dolly()

{ int i;

for(i=0; i<5; i++)

} count = count + 1;

int main()

{ Parbegin

dolly(); —

dolly(); —

Parend

return 0;

}

Count = count + 1 is executed as:

(1) Load R, M[Count]; . }

(2) R ← R + 1; - }

(3) Store M[Count], R; }

→ what could be the minimum and maximum value of count after the execution of the above concurrent program -

(A) 1, 10 (B) 2, 10 (C) 3, 10 (D) 4, 10

(E) 5, 10

P₁

(1) i = 0 preempt R
· a, b - = a |

(2) i = 1 to
g, b - .

P₂

(1) i = 0 to 3 R
a, b, c = · (4) - (5)

(2) Store - (4) except

1st Dolly

$i=0 \alpha' b' c'$
 $i=1 \alpha' b' c$
 $i=2 \alpha' b' c$
 $i=3 \alpha' b' c$
 $i=4 \alpha' b' c$

R_1

1
2
3
4
5

2nd Dolly

$i=0 \alpha' b' c$
 $i=1 \alpha' b' c$
 $i=2 \alpha' b' c$
 $i=3 \alpha' b' c$
 $i=4 \alpha' b' c$

R_2

1
2
3
4
2

Count = $\alpha' b' c' \alpha' b' c' \alpha' b' c' \alpha' b' c' \alpha' b' c$



* Fork() System Call →


- fork() is a system call, with the help of which, a new process is created.
- It returns a positive integer (PID of the child process) to the parent process.
- It returns 0 to the child process.
- It returns -ve integer if, child creation is unsuccessful.

e.g. → fork implementation -

```
fork(→ int main()
{
    int pid;
    → pid = (fork()); child creation
    if (pid > 0)
    {
        printf ("I am parent process");
    }
    else if (pid == 0)
    {
        printf ("I am a child process");
    }
    else
    {
        printf ("child creation is unsuccessful");
    }
    return 0;
}
```

Output -

- | | | |
|-----|---------------------------|---|
| ① ① | → { I am parent process } | vice
versa
as per
CPU allocation |
| ① ② | → { I am child process } | |




- Both the parent and the child will have the same code.
- The child and the parent will have different physical addresses, but they will have same virtual addresses.

a. int main()

```

    fork();
    → printf("Hello");
    fork();
    printf(" Hello");
    fork();
    printf(" Hello");
    return 0;
}
  
```




Hello
Hello
Hello Hello
Hello Hello
Hello Hello

1 + 4 + 1 + 1 + 1 + 1 + 1

14 - Hello

+ - child
8 - Process



if - fork call is in serial order -

Total no. of child process = $2^n - 1$

n = no. of fork calls

& Total no. of processes = 2^n


$2^3 - 1 = 7$ - child

$2^3 = 8$ processes - Total

```

Q. int main()
{
    printf("Hello");
    if (fork() || fork())
        printf("Hello");
    else if (fork() && fork())
        printf("Hello");
    else
        printf("Hello");
}

```



⇒ Note - All the forks are successful ✓

(→ v)

Monitor -

- Monitor is a programming language that compiler supports to achieve Synchronisation.
- It is collection of variables, condition variables & procedures combined together in a special kind of package known as Monitor.
- The most important property of the Monitor is that only one process will be active inside ^{the} of Monitor at any point of time.

monitor Example

Keyword

Variables;

Condition Variables;

Procedure P₁

{
=====

Procedure P₂

{
=====

}

wait() and signal()

Condition x, y;

x. wait() or, wait(x)

y. wait() : wait(y)

x. signal()

y. signal()

wait() - Condition variable -

↳ Suspend the ~~variable~~ process and put it in Block Queue of condition variable

Signal() - Condition variable -

↳ if the Block Queue is Empty, signal will do nothing
it will be lost.

↳ and if the Block Queue is not Empty, one signal() will wake up or resume any of the process.

⇒ monitor Producer-Consumer.

{ Integer Count;

Condition - Full, Empty;

Procedure Enter-Item

{ if (Count == N) wait (Full);

Enter the item;

Count = Count + 1;

if (Count == 1) Signal (Empty);

}

Procedure Remove-Item

{ if (Count == 0) wait (Empty);

Remove the item;

Count = Count - 1;

if (Count == N-1) Signal (Full);

Signal (Full);

}

}

Procedure

Procedure producer.

{

while (true)

{ Producer = item(item());

producer = consumer • Enter-Item;

}

}

Procedure consumer

{

while (true)

{ producer = consumer • Remove-Item;

process-item (item());

}



}

★ Deadlocks →

- When two or more than two processes are waiting for an event to happen, but that event never happens then, we say that these processes are involved in a Deadlocks.

- Conventions -

○ → Process }
 □ → Resource




... R_i → 3 instances of R_i (resource) is available currently to the system.

R_i → 2 instances of R_i is available .


R_i → only one, ^{instance of} Resource is available to the system.

- Requesting edge → Process is requesting to the resource and the Resource has not been Allocated.

- Allocating edge → Process has requested to the resource and the Resource has been Allocated.



Q. Consider a system which has n processes and six tape rights. Each process requires two tape rights to complete their execution, then what is the maximum value of n which ensure deadlock free operation.



$\Rightarrow 5$.

Q. Consider a system, which has three processes and each process requires two resources, to complete their execution. What is the minimum no. of resource required to ensure Deadlock free operation.


3-P.

$$P_1 - \lceil \frac{2}{2} \rceil - 1$$

$$P_2 - \lceil \frac{2}{2} \rceil - 1$$

$$P_3 - \lceil \frac{2}{2} \rceil - 1$$

extra



Minimum = 4

Q. Consider a system, which has three processes, $P_1, P_2, \& P_3$. The peak demand of each process, $P_1, P_2 \& P_3$ are, 5, 9, 13 respectively. What is the minimum no. of resources required to ensure deadlock free operation?

P_1	P_2	P_3
5	9	13
4	8	12
:	:	+

(25)

Q. (37) P_1, \dots, P_m share m identical resources reserved and released at one at a time.

$$\text{Max} = P_i^e = S_p \text{ where } S_i > 0.$$

$$P_i^{\max} = (S_p)$$

P.N. $P_1, P_2, P_3, \dots, P_m$.

Max^m $S_1, S_2, S_3, \dots, S_n$

$$m > (S_1 - 1) + (S_2 - 1) + (S_3 - 1) + \dots + (S_n - 1)$$

$$m > (S_1 + S_2 + S_3 + S_4 + \dots + S_n) - n$$

$$\Rightarrow (m + n) > \sum_{i=1}^n S_i$$

min. no. of resources Max. no. of Max^m demand.

Deadlock - Resource oriented
 Synchronization - Variable oriented


⇒ Deadlock characteristics ⇒

- ① Mutual Exclusion
- ② Hold & wait
- ③ Non-preemption
- ④ Circular-wait

⇒ Mutual Exclusion

→ one resource at a time.

⇒ Hold & wait -




→ P1 is holding the resource R1 & requested for the resource R2 to be allocated.

③ Non-preemption

→ No Preemption.

④ Circular wait -

→ It doesn't guarantee about Deadlock.



→ Each of the above characteristics is a necessary condition for a Deadlock to occur. but not a sufficient condition ~~to occur~~ for a deadlock to occur.

→ Deadlock होते - Mutual Exclusion होता है.
 लैविन कहीं Mutual Exclusion होते Deadlock होता है
 और कटना गलत है।

→ The necessary and sufficient conditions for a deadlock to occur is that the following four situations should be satisfied simultaneously,

① ME ② H & W ③ Non-Prem. ④ C.I.W.

→ पारी को एक साथ satisfy होना - Deadlock की गारंटी है।
 अगर कोई एक भी नहीं होती है तो भी लकड़ा है, नहीं गला।

- ① Deadlock Prevention
- ② Deadlock Avoidance
- ③ Deadlock Detection
- ④ Deadlock Recovery

① Deadlock prevention ⇒

Disatisfy - any one of + characteristics


① M.E → It can't be disatisfied

Resources → Non-Sharable to Sharable - then disatisfied

→ Non-Sharable - Strictly then can't be disatisfied.

② Hold & Wait.

2 - Scenarios to disatisfy



In this scenario, we will provide all the resources required by the process at the time of B Process Execution. So, there will be no Hold & wait.


Disadvantage

⇒ Poor Resource Utilization
Always

• Scenario - B

→ In this Scenario, we will check if any process has requested for the resource, then it has to release all the resources it has been allocated. So, there will be no Hold & wait.

Disadvantage - Suffer from Starvation



(c) Non-preemption →

Suppose, P_1 has made a request for the Resource R_1 ,

R_1 is available

Allocate it to P_1 immediately

R_1 is not available

R_1 has been acquired by some other process. say P_2 .

P_2 is in Execution

Make P_1 to wait

P_2 is waiting for some other resource say R_2


Prompt Resource R_1 from P_2 and allocate it to P_1

(a) Circular wait -

$P_1 \rightarrow R_1 \rightarrow P_2 \rightarrow R_2 \rightarrow P_3 \rightarrow R_3$

→ Number^{q11} the Resources in System.


→ Process can make a request for the resources Only in the increasing Order of Enumeration. — Restriction



* Deadlock Avoidance - (Banker's Algorithm)

Remaining Need

	Max NEED			Current ALLOCATION			CURRENT AVAILABLE			
	A	B	C	A	B	C	A	B	C	
P0	7	5	3	0	1	0	3	3	2	743
P1	3	2	2	2	0	0				+22
P2	9	0	2	3	0	2				600
P3	2	2	2	2	1	1				011
P4	4	3	3	0	0	2				431
				③	②	⑤				



- If we could satisfy the remaining need of all the processes with the CURRENT AVAILABLE Resources, then the System is said to be in the Safe state, otherwise the System will be in the Unsafe state.
- If the System is in Unsafe state, then there is a possibility of Deadlock.
- The order in which we satisfy the remaining need of all the processes is said to be a Safe-Sequence.
- Safe Sequences may not be Unique, i.e. there could be multiple Safe Sequences.

	MAX NEED	CURR. ALLOC.	CURR. AVAIL.	Remaining Need	
				A	B
P ₀	7 5 3	0 1 0	3 3 2	7	4
			-1 2 2		
			CA = 2 1 0		
			after completion of exec of P ₁ =		
			2 1 0		
			+ 3 2 2		
			CA = 5 3 2		
			- 0 1 1		
P ₁	3 2 2	2 0 0	CA = 5 2 1	1	2
			+ 2 2 2	2	
			CA = 7 4 3	0	1
			CA = 7 4 3	4	3
			= 0 0 0	1	1
			+ 7 5 3	1	1
			CA = 7 5 3	4	3
			- 6 6 0	1	1
			CA = 1 5 3	1	1
			+ 9 0 2	1	1
			CA = 10 5 5	1	1
			- 1 3 1	1	1
			CA = 6 2 4	1	1
			+ 1 3 3	1	1
			CA = 10 5 7	1	1

Q. PO, request for 3 instance of A, 2 instance of B and 2 instance of C.
 → Invalid request

	*	Y	Z	X Y Z	
P0	Σ	2	1	1 0 3	5 5
P1	2 0	+		0 1 2	
P2	2 2	+		1 2 0	

	alloc	request	Aval	Need
	X Y Z	X Y Z	5 5 5	
P0	1 2 1	4 3 1	1 0 3	5 5 5
P1	2 0 1	2	0 1 2	2 0 1
P2	2 2 1		1 2 0	3 3 4
	<u>5 + 3</u>			
	+ 2 +	1 1 3 4	alloc	aval
	<u>2 3 1</u>		P0 1 2 + 1 0 3 2 2 4	P1 0 1 2 0 1 2
			P1 2 0 1 + 0 1 2 2 1 3	6 0 0 - P1 comp
			P2 2 2 1 + 1 2 0 3 4 3	2 0 1 0 1 2 - 1 0 3 1 1 0 - after P0 comp

$$\begin{array}{r}
 CA^1 = 110 \\
 121 \\
 103 \\
 \hline
 334
 \end{array}$$

$$CA^1 - \frac{120}{214} = P2 \text{ compur}$$

$$\begin{array}{r}
 CA^1 - \frac{120}{214} = P2 \text{ compur} \\
 120 \\
 \hline
 555
 \end{array}$$

$$\begin{array}{r}
 \text{Total} \\
 555
 \end{array}$$

Q. 3.16	Alloc	Need	Max	AVAL	Req
	X Y Z	.	X Y Z	X Y Z	X Y Z
P0	0 0 1	.	8 4 3	3 2 2	0 0 2
P1	3 2 0	.	6 2 0	0 0 2	2 0 0
P2	2 1 1	.	3 3 3	3 2 0	2 0 0

Ans
P2 at last

- Deadlock avoidance is less restrictive than Deadlock Prevention.
- The Unsafe State purely Depends on the Behaviour of the processes.
- Each and Every time, when the process, is requesting for any resource, the Banker's algorithm will be applied to identify whether the system is in safe state or unsafe state.
- If the System is in the Safe State then the request of the process will be granted and if the system is in the Unsafe State, then the request of the process will be denied and the deadlock will be avoided.

⇒ Deadlock Detection -

- (i) Cycle Computation for Single instance
- (ii) Banker's Algorithm for Multiple instance.

Q. Consider a system which has 256 M words and each word is having the size of 64 bits. What is the capacity of main memory in Bytes.

$$256 \text{ M w}$$

$$2^8 \times 2^{20} \text{ words}$$

$$\underline{2^{28} \text{ words}}$$

$$1 \text{ word} = 64 \text{ bits}$$

$$\cancel{2^{28}} \cdot 2^{28} \times 64 \text{ bits}$$

$$1 \text{ B} = 8 \text{ bits}$$

$$2^{28} \times 8 \text{ B}$$

$$2^{28} \times 2^5$$

$$64 \text{ bits}$$

$$2^{28} \times 2^3 \text{ B}$$

$$\Rightarrow 2^{34} \cancel{\text{bits}}$$

$$8 \text{ B}$$

$$= 2^{31} \text{ B}$$

$$= 2 \times 2^{30} \text{ B}$$

$$\Rightarrow \boxed{2 \text{ GB}}$$

Q. Consider a system which has 64 K words, and each word is having the size of 16 Bytes, what is the capacity of main mem- in Bytes

$$64 \text{ K w}$$

$$2^6 \times 2^{10} \text{ w}$$

$$1 \text{ w} = 16 \text{ B}$$

$$2^{16} \text{ w}$$

$$2^{16} \times 16 \text{ B}$$

$$2^{16} \times 2^4 \text{ B}$$

$$= 2^{20} \text{ B}$$

$$\Rightarrow \boxed{1 \text{ MB}}$$

Q. Consider a system, where 32 binary bits are used to represent all the words of M.M., each word is having the size of 32 bits
 Q. what is capacity of M.M. in Bytes.

$$32 \text{ bits w}$$

$$1 \text{ w} = 32 \text{ bits}$$

$$1 \text{ B} = 8 \text{ bits}$$

$$\cancel{2^5 \times 2^5} = 2^{10}$$

$$4 \text{ B}$$

$$\cancel{4 \times}$$

$$\text{No. of words} = \boxed{2^{32}} \text{ w}$$

32 bits → all words

2^{32} words

$\frac{1}{4}$

$\underline{2^{32}}$ total words

$$\Rightarrow 2^{32} \times 4 \text{ B}$$

$$\Rightarrow \cancel{2^{32}} \times 2^2 \text{ B}$$

$$\Rightarrow \cancel{2^{32}} \rightarrow 2^{34} \text{ B}$$

$$\Rightarrow 2^{30} \times 2^4 \text{ B}$$

$$\Rightarrow (16 \text{ GB})$$

* RAM-chip implementation -

Q. Ram chip size = 128 B

organise the memory of capacity 46 KB.

① calculate the RAM chips required ?

② organise the memory

③ Size of Decoder = ?

→ Size of the Memory required

RAM chip size

$$= \frac{16 \text{ KB}}{128 \text{ B}} = \frac{16 \text{ K} \times \text{B}}{128 \times \text{B}} = \frac{2^4 \cdot \text{B}}{2^7 \cdot \text{B}}$$

$$= 2^7 \times 1$$

Row


Column


$$= 2^7 = 128$$

→ Decoder is used to select a row.

$$\boxed{7 \times 2^7}$$

$$n = 2^m$$





Q. Ram chip size = $256 \times 1\text{bit}$

Organise the memory of capacity 32 MB.

Q. Ram chip size = $512 \times 2\text{bit}$


Organise the memory of capacity 64 GB

①

Ram chip size = $256 \times 1\text{bit}$

32 MB - Organize

$$\text{no. of Ram chips required} = \frac{32 \text{ MB}}{256 \times 1\text{bit}} = \frac{32 \text{ M} \times 1\text{B}}{256 \times 1\text{bit}}$$



$$= \frac{32 \text{ M} \times 8\text{ bits}}{256 \times 1\text{bit}}$$

$$\Rightarrow \frac{256}{256} \text{ M} = 1 \text{ M} \quad \cancel{\frac{1}{256} \text{ M}}$$

$$\Rightarrow 2^8 \text{ M} = \cancel{x} 8$$

$$\Rightarrow \frac{1}{2^3} \text{ M} \times 8$$

$$\Rightarrow 2^{20} \times 2^{-3} \times 8$$



$$\Rightarrow \cancel{2^{17}} \times 8$$

$$\Rightarrow 2^{20} =$$

$$20 \times 2^{20}$$

② Ram chip size = 512×2 bit
~~organise~~ = 64 GB


$$\begin{aligned} \text{No. of RAM} &= \frac{64 \text{ GB}}{512 \times 2 \text{ bit}} = \frac{64 \text{ GB} \times 2 \text{ bit}}{512 \times 2 \text{ bit}} = \frac{64 \text{ GB} \times 2^1 \text{ bit}}{512 \times 2^0 \text{ bit}} \\ &= \frac{2^6 \times 2^{30} \times 4}{2^9} \\ &\Rightarrow 2^{36-9} \times 4 = \underline{2^{27}} \times 4 \\ &= 2^{29} \Rightarrow (2^9 \times 2^{29}) \end{aligned}$$





W Loading, Linking and Address Binding

Loading - Loading of the modules or programmes from Secondary memory to the Main memory.
 → Loading is done by Loader. (Part of OS)



Static Loading

- Program Execution will be faster, due to -
- copy of all the programmes to the ^{Main} memory before its execution.

Advantage - (Execution time = Low)

- Execution time → ~~fast~~ Slow
- fast Execution
- not the Efficient utilization of the Main memory.

Dynamic Loading

- Program Execution will be slower due to -
- Copy of Only the necessary part of programmes, to the Main memory, and if required then Access the secondary Memory for requirement.

Advantage →

- Efficient utilization of Main memory

Disadvantage -

- Execution time → ~~High~~
- Time taking (~~High~~)

* Linking :-

- Establishing the link b/w all the modules of a program is known as Linking.
- Linking is done by the ~~to~~ Linker. (part of OS)

* Address Binding :-

- Association of programmes, instructions and data to the actual physical memory is known as Address Binding
- There are three types of address Binding -

- ① Compile time address Binding. — Compiler
- ② Load-time address Binding — Loader
- ③ Execution time address Binding — Processor

- ↳ The address binding will be postponed even after loading the program into the Main memory.
- ↳ The address binding will be done by the processor at the time of program Execution.

⇒ Memory management techniques →


Contiguous Memory Allocation

- fixed partition scheme
- variable partition scheme

Non-Contiguous Memory Allocⁿ

- Paging
- Multi-level paging
- Inverted paging
- Segmentation
- Segmented paging

① fixed partition Scheme →



→ lower limit register → starting address of that partition
 → higher limit register → ending address of that partition

internal fragmentation

$$\begin{aligned}
 P_1 &\rightarrow 125 \text{ KB} \\
 P_2 &\rightarrow 1100 \text{ KB} \\
 P_3 &\rightarrow 90 \text{ KB} \\
 P_4 &= 170 \text{ KB} \\
 P_5 &= 625 \text{ KB} \\
 P_6 &= 259 \text{ KB} \\
 P_7 &= 400 \text{ KB} \\
 P_8 &= 110 \text{ KB}
 \end{aligned}$$

• Main memory


- No. of partitions is fixed.
- The size of partition can vary.
- In one Partition, only one program can execute.
- Degree of Multiprogramming is restricted.

→ Static loading

→ The size of program Executed is restricted due to size of partition

(A) Variable Partition Scheme

→ Initially, Main memory will be one single contiguous block of the fixed size of memory,



→ ~~No~~ Internal fragmentation Can't be ~~possible~~ implemented in variable partition Scheme

→ External fragmentation Can't be implemented in fixed partition Scheme.

Solution to Remove External fragmentation -

① Compaction → By Reallocating the memory.

- Practically, it is very difficult to implement
- Running Process gets interrupted here.

② Non-contiguous Memory Allocation -

* Partition Allocation methods :-

- ① first fit
 - ② Best fit
 - ③ worst fit
 - ④ Next fit
- } - circular

① first fit -

- Allocate the process, in the first, sufficient partition from the top of the memory.

② Best fit →


- Allocate the process in the Partition, which is the smallest sufficient partition, from all the available partition.

③ worst fit →

- Allocate the process in the Partition, which is the largest sufficient partition, among all the available / free partitions.

④ Next fit → Next fit also works like the first fit, but the searching will start from last allocation point

Q.



first = 22 KB

best = 18 KB

worst = 36 KB

next = 36 KB

- Q. How many successive request of 6 KB could be satisfied assuming variable partition scheme.

$P = 6 \text{ KB}$ → (19) request could be satisfied

100
32K 32K 32K

Byte default it \rightarrow Byte addressable
Memory

Date / /	
Page	RANKA

* Paging \rightarrow

- (1) LAS \rightarrow Logical address space
- (2) PAS \rightarrow physical address space
- (3) LA \rightarrow Logical address
- (4) PA \rightarrow Physical address


VAS

Virtual address space


AS \rightarrow always Byte/word

size

Program = LAS size



Program
= 8 kB



PAS = 4 kB
M.M

Q. \rightarrow LA = 34 bits

LA \rightarrow Number

Memory is word addressable

$1w = 4B$

$$\therefore LAS = 2^{34} w$$

\rightarrow 34 bits required to represent word of program.

$$= 2^{34} \times 4B$$

$$= 2^{36} B$$

$$\Rightarrow \underline{64 GB}$$

\Downarrow
 2^{34} words

Q LAS = 512 MB

Memory is word addressable

$$1W = 2B$$

Calculate ~~LA~~ LA?

$$\Rightarrow \frac{2^9 \times 2^{20} B}{2^{29} B}$$

$$\Rightarrow \cancel{2^9} \Rightarrow 1W = 2B$$

$$\Rightarrow 2^{29} \times 2^{-1}$$

$$\Rightarrow \text{LA} = \cancel{2^8 \text{ bits}}$$

$$\Rightarrow 2^{28} \text{ words}$$

- PAS → Main memory size


- PA → NO. of bits required to represent a byte or a word of the Main memory.

→ In a particular system, PA is always fixed, LA can vary.

→ Program size vary → LA vary



⇒ In OS, CPU always generates the Logical address

→ In CO " " " " Physical address



$$\text{LAS} = 8 \text{ KB} = 2^{13} \text{ KB}$$

Page tab[6]



$f = \text{no. of bits required to represent a frame of PAS}$

$\uparrow 1 \text{ KB}$

$\uparrow 1 \text{ KB}$

$\uparrow 1 \text{ KB}$

$\uparrow 1 \text{ KB}$

$$\text{PAS} = 4 \text{ KB} = 2^{12} \text{ B}$$

$P = \text{no. of bits required to represent 1 page of LAS.}$

$\textcircled{a} = \text{no. of bits required to represent 1 word/byte of a page}$

$\textcircled{b}, \text{ no. of bits required to represent 1 page size or frame size}$

- Paging is a technique of processor generated logical address to physical address.
- LAS is divided in fixed sized part.
- The technique of mapping processor generated, logical address to physical address is known as Paging.
- Important points on paging :-
- LAS is divided into fixed size partitions
- which is known as "Pages".
- PAS is divided into fixed size partitions ,
which is known as "Frames"
- Page size is always equal to frame size.
- When the paging is applied, a page table will be created
- The no. of Entries, in the page table is equal to no. of pages in LAS.
- Page table entry will definitely contain ⁹ frame no.
- • No. of pages = $\frac{\text{LAS}}{\text{Page Size}}$

$$\bullet \text{ No. of frames} = \frac{\text{PAS}}{\text{Frame Size}}$$

$$\bullet \text{ Page Table Size} = \text{No. of Pages in LAS} * \text{Page Table Entry Size}$$

\downarrow
bits required to frame no.

$$\Rightarrow \text{no. of PageTable Entry} = \text{no. of } \underbrace{\text{Page}}$$

- whenever the process is created, the paging will be applied on the process, and then the page table will be created.
- The base address of the page table will be stored in the "PCB".
- The paging is with respect to, Every process, and Every process, will have its own page table.
- The page table of the processes will be stored in the Main memory.

Q. Consider a system, which has logical address of 27 bits and physical address of 21 bits, page size = 4K word. Calculate no. of pages & no. of frames.


$$LA = 27 \text{ bits} = 2^{27} \text{ word}$$

$$PA = 21 \text{ bits} = 2^{21}$$

$$\text{Page size} = \underline{\underline{4 \text{ K word}}}$$

$$\text{No. of Pages} = \frac{2^{27} \text{ word}}{4 \times 2^{10} \text{ w}} = \underline{\underline{2^{27-12}}} = 2^{15}$$

$$\text{No. of Pages} = \frac{2^{21} \text{ word}}{4 \times 2^{10} \text{ w}} = \underline{\underline{2^{21-12}}} = \underline{\underline{2^9}}$$



Q. Consider a system, where, no. of pages = 2^k .
& page size = 4 kW . Physical Address = 18 bits
Calculate, LA & No. of frames in PAS.

$$\text{no. of pages} = 2^k$$

$$\text{no. of pages} = 2 \times 2^{10} = \boxed{2^{11}}$$

~~d + p~~

$$\text{page size} = 4 \text{ kW}$$

$$= 2^{12} \text{ w}$$

$$d = 12$$

$$p = \boxed{11} \Rightarrow d+p = 23$$

$$PA = 18 \text{ bits} = 2^{23}$$

$$PAS = 2^{18}$$



$$LA = \text{no. of pages} \times \text{pages}$$

$$\Rightarrow 2^{11} \times 2^{11},$$

$$= \frac{2^{23} \text{ w}}{1} = \boxed{2^{23}},$$

$$LA = 23 \text{ bits}$$

$$\frac{\text{Page size}}{\text{size}} = \text{No. of frames} = \frac{2^{12} \text{ w}}{2^{18} \text{ w}}$$



$$= 2^{11}$$

$$LA = 23$$

$$\text{no. of frames} = 2^6$$

Q. Consider a system, which has LAS, of 128 MW and PA = 24 bits. PAS is divided into 8 K frames. What is page size and how many pages are there in LAS.

$$\frac{\text{PAS}}{\text{no. of frames}} = 8 \text{ K}$$

$$\text{no. of frames} = 2^3 \times 2^{10} = 2^{13} \text{ frames}$$

~~2¹³ pages~~

Page size = ?

$$\text{PA} = 24 \text{ bits} \quad \text{PAS} = \frac{2^{24}}{2^{13}} \text{ w} \quad \Rightarrow \frac{2^{24}}{2^{13}} = \frac{2^{24}}{\text{page size frame size}}$$

$$\text{LAS} = 128 \times 2^{20} \text{ w} \quad \Rightarrow \text{page size} = 2^{24-13}$$

$$\Rightarrow 2^{27} \text{ w.} \quad \text{frame size} = 2^{11} \text{ w}$$

$$\text{no. of pages} = \frac{2^{27} \text{ w}}{\text{page size } 2^{11}}$$

~~2¹⁶~~

~~page size - 2²⁷~~
~~2²³~~
~~2¹⁴~~

$$\text{LAS} = 128 \text{ MW}$$



$$= 2^{27} \text{ w}$$

LA. 2^{27}

PA

$$\text{PA} = 24 \text{ bits}$$

$$\text{PAS} = 2^{24} \text{ w}$$



NO. OF

$\leftarrow 16 \quad 27 \quad 11 \rightarrow$

$\leftarrow 13 \quad 24 \quad 11 \rightarrow$

2^{16} - Pages

$8 \text{ K} = 2^{13} \text{ frames}$

Q. Consider a system which has LA = 32 bits, and PAS = 64 MB, Page size = 4 KB, Memory is Byte addressable. What is approximate size of page table in Bytes.

$$LA = 32 \text{ bits}$$

$$LAS = 2^{32} \text{ bytes}$$

$$\text{no. of page} = \frac{2^{32}}{\text{Page size}} = \frac{2^{32}}{2^{12}} = 2^{20}$$

$$\cdot \text{Page Table} = 2^{20} \times 2^{\text{bit}}$$

$$\Rightarrow 2^{32}$$


$$\text{no. of Frame} = \frac{\text{PAS}}{\text{Page size}} = \frac{2^6 \times 2^{20} \text{ B}}{2^{12}}$$

$$\Rightarrow 2^{26-12} = 2^{14} \text{ B}$$

$$\text{Page Table} = 2^{20} \times 2^{\text{bit}} \text{ L4-bit} = 1464$$



$$\Rightarrow 2^{20} \times 2 \text{ B}$$

$$\Rightarrow 2 \text{ MB}$$



LA

PA



$$\cdot \text{PAS} = 64 \text{ MB} = 2^{26} \text{ B}$$

$$\text{no. of pages} = 2^{20}$$

$$\text{Page size} = 4 \text{ KB} = 2^{12}$$

$$\Rightarrow \text{PTE} = 14 \text{ bits} = 2 \text{ B}$$

$$\text{Page Table Size} = 2^{20} \times 2 \text{ B} = 2 \text{ MB}$$

- Q. Consider a system, which has , page table with 4K entries, and LA = 2⁹ bits , what's PA if the system has 512 frames.

Page-table Entry size = $\approx 2^{12}$ = no. of pages

LA = 2⁹ bits , LAS = 2^{29} B.

no. of frames = 512

no. of pages = 512

PA = ?

Page table size = ~~512×2^{12}~~

~~$2^{12} \times 2^9$~~

~~2^{17}~~

~~no. of pages = 2^{29}~~

~~2^{12}~~

no. of pages = 2^{29}

~~page sizes~~

~~2^{17}~~

= 2^{17}

$$\Rightarrow 2^{12} = \frac{2^{29}}{\text{page sizes}}$$

$$\Rightarrow \text{page size} = 2^{17}$$

$$\Rightarrow \text{Page-table size} = 2^{14} \times 2^9$$

PAS = 2^{26}

PA = 26


$$\text{No. of frames} = \frac{\text{PAS}}{\text{framesize}}$$

~~framesize~~


$$\Rightarrow 2^9 \times 2^{17} = \text{PAS}$$

$$\Rightarrow 2^{26} = \text{PAS}$$

LA



PA




Q. LA = 32 bits

Page size = 4 KB

Page table entry size = 4 B

Calculate page table size.



$$\text{Page size} = 2^{12} \quad 4 \text{ B}$$

$$\Rightarrow 2^{20} \times 4 \text{ B}$$

\Rightarrow 4 MB \Rightarrow Page table size

→ Paging completely removes External fragmentation --


but Paging does not completely remove ~~External~~

Internal fragmentation, because, the Last page of the program may not be equal to the size of page.

22/11/23

4 KB

4 KB



M.M

P_1 = No. of bits required to represent a page of the page table.
 P_2 = No. of bits required to represent a byte or a word of a page of the page table.

P_2


\tilde{a} = Base address of a page of the page table of LAS.

\tilde{b}


Page of
Page Table

(Common, Page table)
Two Level

Two Level Paging (Multi-level paging)




P_2



CPU

LA = 32 bit



LA = 32 bit


Page Size = 1 KB

Page Table Entry size = 4B

How many levels of paging will be there.

LAS = 2^{32}

Page size 2^{10}




frame size = $2^{10} = 1 \text{ KB}$

$$\Rightarrow \frac{2^{32} \text{ B}}{2^{10} \text{ B}} = 2^{22}$$

$$\begin{aligned} \text{P. Table Size} &= \frac{2^{22}}{2^{10} \text{ B}} * 4 \text{ B} \\ &= 2^{24} \text{ B} \\ &= 16 \text{ MB} \end{aligned}$$

$$\begin{aligned} \text{No. of Pages} &= \frac{16 \text{ MB}}{1 \text{ KB}} \\ \text{in P.T.} &= \frac{2^{24} \text{ B}}{2^{10} \text{ B}} \\ &\Rightarrow 2^{14} \text{ B} \end{aligned}$$




$$\frac{\text{no. of Pages}}{1 \text{ KB}} = \frac{64 \text{ KB}}{1 \text{ KB}}$$

$$\Rightarrow \frac{2^{16} \text{ B}}{2^{10} \text{ B}} = 2^6 \text{ B}$$

No. of Levels

= 3




$$\begin{aligned} \Rightarrow & 2^6 \times 4 \text{ B} \\ &= 2^8 \text{ B} \\ &\Rightarrow 256 \text{ B} \end{aligned}$$

$$LA = 32B$$



~~LA = 32B~~
 further divided (P) $2^8 \times 4B$

$$LA = 40$$




Q. $LA = 42$ bits

$$\text{Page size} = 4KB$$

$$\text{Page table entry size} = 2B$$

42

$$2^{12} \times 2$$



24/11/22



Q. Let LAS = PAS = S Bytes

Page size = P Bytes

Page Table entry Size = e bytes

what would be the optimal page size so that the memory overhead of maintaining the page table size and the internal fragmentation is minimized?

Assume internal fragmentation = $P/2$ Bytes on an average.



No. of Pages

\therefore Internal fragmentation = $P/2$ Bytes.

$$\textcircled{1} \quad \textcircled{2} \quad \frac{S}{P}$$

$$\textcircled{3} \quad y = \text{PTsize} + \text{If.}$$

$$\text{memory overhead} = \frac{S}{P} * e + \frac{P}{2}$$

$$\frac{dy}{dp} = \textcircled{3} \quad \frac{S * e}{P} + \frac{P}{2}$$


$$\Rightarrow \frac{S * e}{P^2} - \frac{1}{P^2} + \frac{1}{2} = 0$$

$$\Rightarrow \frac{S * e}{P^2} = \frac{1}{2}$$

$$\Rightarrow P^2 = 2Se$$

$$\boxed{P = \sqrt{2Se}}$$

* Performance of Single Level Paging →



Let m = main memory access time

Effective Memory Access time = $2 * m$
(EMAT) -



• TLB (Translating Look-aside Buffer)

→ TLB is added to improve the performance of Paging

→ It is one type of Associative memory.

Cache \rightleftharpoons Main memory ?
 TLB \rightleftharpoons Page Table } Relation

→ Most frequently used pages of the page table are kept in TLB.



Let $m = \text{MMAT}$

$c = \text{TLB access time}$

$\alpha = \underline{\text{TLB hit rate}}$

EMAT =

$$\Rightarrow \alpha(c+m) + (1-\alpha)(c+m+m)$$

$$\Rightarrow \boxed{\alpha(c+m) + (1-\alpha)(c+2m)}$$

Q. Consider a system, where $MMAT = 100 \text{ ns} = m$
 $TLB \text{ access Time} = 20 \text{ ns} = c$
 $TLB \text{ Hit rate} = 95\% = x$
 what is EMAT with TLB, and
 without TLB.

with TLB

$$EMAT = \frac{95}{100} (0.20 + 100) + (1 - 0.95)(20 + 200)$$

$$\Rightarrow 0.95(120) + (0.05)(220)$$

$$\Rightarrow \frac{0.95 \times 120}{100} + \frac{0.05 \times 220}{100} \Rightarrow 114 + 11$$

EMAT without TLB

$$= 2m$$

$$= 200 \text{ ns}$$

Q. what hit ratio is required, to reduce EMAT,
 from 300 ns, ~~to~~ without TLB, to 250 ns
 with TLB.

$$TLB \text{ access Time} = 60 \text{ ns.}$$

$$300 = 2m$$

$$\Rightarrow m = 150$$

$$\Rightarrow \cancel{EMAT}$$

$$250 = x(60 + \cancel{150})$$

$$+ (1-x)(60 + 300)$$

$$\Rightarrow 210x + 210 = 210x$$

$$\Rightarrow 210x + 360 - 360x$$

$$\Rightarrow -150x + 360$$

$$\Rightarrow 250 - 360 = -150x$$

$$\Rightarrow -110 = -150x$$


$$\Rightarrow x = \frac{11}{15}$$

Performance of two level paging

Let $m = \text{MMAT}$

$$\text{EMAT} = 3m \Rightarrow m + m + m$$

↓ ↓ ↑
 PT of PT M.M
 PT



EMAT with TLB

$$\begin{aligned}
 &= \alpha (C + m) + (1 - \alpha) (C + m + m + m) \\
 &\quad \downarrow \quad \downarrow \quad \downarrow \quad \uparrow \\
 &\quad P_{T1} \quad P_{T2} \quad M.M \\
 &\quad (C + (n+1)m) \\
 &\quad \underbrace{\qquad\qquad\qquad}_{n-\text{Level}}
 \end{aligned}$$


$$m = t * c_1 + (1-t) (c_1 + m)$$

↓
cache

★ Inverted Paging →

- Disadvantage of multilevel
 - ↳ Many page-tables are required

- There will be only one Page-table, and this page-table will be shared by all the processes.



→ The no. of Entries in the Inverted page table will be equal to no. of frames in M.M.

→ Linear search is the disadvantage of Inverted paging


Q. Consider a system $LA = 34$ bit
 $PA = 29$ bit

page size = 16 KB

Page-table Entry Size = 8 B

Calculate no. -

- (A) Conventional Page table size
- (B) Inverted Page table size




$$LA = 34$$

$$LAS = 2^{34}$$

$$d = 16 \text{ KB}$$

$$\Rightarrow 2^4 \times 2^{10} \text{ B} = 2^{14} \text{ B}$$

2²⁰




$$PA = 29$$

$$PAS = 2^{29}$$

2¹⁵


(A) Page table size = $2^{20} \times 8 \text{ B}$
 $\Rightarrow 8 \text{ MB}$

(B) ~~Diagram~~



$$PLA = 2^{14}$$

~~2²⁹ × 8 B~~



Inverted Page = No. of Table Size frames

$$= 2^{15} \times 8 \text{ B} \Rightarrow 2^{18} \text{ B}$$


$$\Rightarrow 2^8 \times 2^{10} \text{ B}$$

$$= 256 \text{ KB}$$

$$\text{Inverted page table size} = \frac{\text{No. of frames}}{\text{PTE}} \times \text{PTE}$$

* Segmentation -

- Program is made up of modules.
- Each module will be called as segment.
- Segment size vary, may not same.
-



→ ~~tests~~ Disadvantage


- ↳ Segment size is greater than the size of the M.M. blocks
 - ↳ External fragmentation is the main cause so, for removing the External fragmentation we will apply paging on segment (d)
- d → will be broken down.

* Segmented Paging →

→ Segment


↳ Page + 964

→ Every segment has its own page table.




P.T.O.F

Fig. Segmented paging on segment



(26-1) P.T.O.F

segment




Top

NO

Segment Table

$L_A = 34$

D
S
18
0



218-1


CPU

D

S

18

0



218-1
Segment Table

Q. Consider a system, that uses Segmented paging architecture, where,

$$LAS = PAS = 2^{16} B$$

LAS is divided into 8 equal-sized segments.

The segment is divided into equal sized pages, which are in powers of 2. Page-tables are stored in


Main memory; and page-table entry size is $2B$.

The memory is Byte addressable. What must be the size of the page of segment in Bytes so, that the page-table of segment exactly fits in one frame.

$$LAS = PAS = 2^{16} B$$

$LAS \rightarrow 8$ equal

Page-table Entry size is $2B$.



Let Page size = $2^n B$

$$\text{no. of Pages} = \frac{2^{13}}{2^n} = 2^{13-n}$$

$$\Rightarrow 2^{13-n} \times 2B$$

$$\Rightarrow 2^{14-n}$$


$$\Rightarrow 2^{14-n} = 2^n$$

$$2^7 = 128 B$$


$$\Rightarrow 14-n = 7$$

$$\Rightarrow 2n = 7$$


$$n = 7$$



P.T of
segment



PAGE TABLE of Segment
Table



4) Virtual Memory →

- Virtual memory gives an illusion to the programmer, that the programs of size, larger than actual Physical memory, can be executed on the system.
- with the help of "Demand paging"
- Virtual memory can be achieved with the help of Demand Paging or Demand Segmentation.
- LAZ PA → VM concept

• Step-1

→ CPU is trying to refer a page in the MM, but that page is not present in M·M.
i.e. Page fault occurs.

• Step-2

→ The signal will be sent to OS, Regarding Page-fault.

• Step-3

→ OS will search the required page in LAS.

• Step-4





→ The required page will be brought from LAS to PAs, and for this Different Page Replacement Algorithms will be Applied.

• Step-5

→ The page table will be updated accordingly.

• Step-6 -

→ The signal will be sent to CPU, that the required page has been brought into the M·M, and it can continue its Execution.



Page fault occurs

Page table

Page fault occurs

6

- Page Fault Service Time - (PFST)

- The time required to service a page fault is known as ~~PAS~~ PFST.
- It ~~also~~ includes the time, to perform all the above 6 steps.

$\text{P.F.S.T} \rightarrow S$
 all time doing
6 - Steps

→ Let M = main memory access time

p = Page fault rate

S = page fault Service time.

∴ Then

Effective Memory Access time
 (EMAT) =

$$= P * S + (1-P) * M$$

Q. Consider a system, which has

$$\text{MMAT} = 20 \text{ ns}$$

$$\text{PfST} = 300 \text{ ns}.$$

$$\text{Page hit rate} = 85\%.$$

$$\text{EMAT} = ?$$

$$\Rightarrow 0.85 * 300 + (1-0.85) * 20$$

$$\Rightarrow 85 * 3 + 0.15 * 20$$

~~100~~

~~25.5 + 3~~

~~17~~

$$\Rightarrow 0.15 * 300 + 0.85 * 20$$

$$\Rightarrow \frac{45}{100} + \frac{17}{8}$$

~~80~~

$$(62)$$

Q Consider a system, using demand paging Environment, where it takes 8 ms, to service a page fault, if either an empty frame is available, or the page to be replaced is not modified. It takes 20 ms, if the page to be replaced is modified.

$$MMAT = 1 \text{ ms}$$

Assume the page to be replaced, is modified 70% of the time. What is the maximum acceptable page fault rate to get an EMAT, not more than 2 ms.

$$\underbrace{P_{fST} = 8 \text{ ms.}}_{\left. \begin{array}{l} \text{no update} \\ \text{no update} \end{array} \right\}} - 20 \text{ ms.}$$

$$P_{fST} = 20 \text{ ms.} - \cancel{\text{update}} \text{ update.}$$

$$MMAT = 1 \text{ ms}$$

$$EMAT = P * S + (1-P) * M$$

$$\cancel{70} \times 2 \cancel{ms} = \frac{70}{100} \times 8 + (1-0.7) \times 1 + \frac{70}{100} \times 20 + (1-0.7) \times 1$$

$$P_{fST}(S) = 0.3 \times 8 + 0.7 \times 20$$

$$\Rightarrow 2.4 + 14$$

$$S \Rightarrow 16.4$$

$$EMAT \leq 2$$

$$\Rightarrow P * S + (1-P) * M \leq 2$$

$$\Rightarrow P * 16.4 + (1-P) * 1 \leq 2$$

$$\Rightarrow 16.4P + 1 - P \leq 2$$

$$\Rightarrow 15.4P + 1 \leq 2$$




$$P \leq \frac{1}{15.4}$$



Updation policy

write-Back Cache
write-Through Cache

Dirty bit



- One way Copy
- Two way Copy

Dirty bit - 0 / 1
not updated \rightarrow updation done

write Back

\hookrightarrow content of cache and M.M. may not be same at any pt. of time


write through

\hookrightarrow Content of cache and M.M., will be same at any pt. of time.

* Page Replacement Algorithms.

Referenced Strings = 7, 0, 1, 2, 0, 3, 0, 1, 2, 3, 0
Strings 1 3, 2, 1, 2, 0, 1, 7, 10, 1
 X X ✓ ✓ X X ✓ X X


* FIFO



✓ ✓ ✓ ✓ X ✓ ✓ ✓ ✓ ✓ X X X ✓ X X X ✓
X ✓ X ✓

Referenced Strings :-

✓ ✓ ✓ ✓ ✓ ✓ ✓ ✓ X X ✓ ✓ X
1, 2, 3, 4, 1, 2, 5, 1, 2, 3, 4, 5
✓ ✓ ✓ ✓ X X ✓ ✓ ✓ ✓ ✓ ✓ ✓ ✓



(9)

(10)


* Belady's Anomaly →

- Generally the page fault should decrease with the increase in no. of frames, but here in above example the no. of page fault increases with the increase in no. of frames.
- This is known as Belady's Anomaly, and it happens only in FIFO.

• LRU (Least Recently Used)

Reference strings

~~1, 0, 1, 2, 0, 3, 0, 4, 2, 3, 0, 3, 2~~



left farthest

PAST

= 8



Optimal Replacement Algorithm (ORA)

Referenced String.

7, 0, 1, 2, 0, 3, 0, 4, 2, 3, 0, 3
1, 2, 1, 2, 0, 1, 7, 0, 1



Right Farthest Future

One - hot match

→ ignore

Two - not match

→ Apply FIFO

- MRU (Most Recently used)

↳ Shooter → Removed

3 2 1 1 4 7 1 0

• (300, 250, 120, 150, 450, 750, 100, 80)

Byte no. These are addresses referred by CPU not program
 ↓
Byte no.

where page size = 100 Byte $\frac{300}{100} 3 \text{ (3)}$

