



VIVEKANAND EDUCATION SOCIETY'S INSTITUTE OF TECHNOLOGY
Department of Information Technology

Class: D10A/B

Term Test 2(2022-23)

Maximum marks:20

Date: 27/2/2023

Duration: 1 hr

Subject: Computer Organization and Architecture


Semester: IV

- N.B. 1) All Questions are compulsory
 2) assume suitable data wherever necessary.

Q.1	Answer Any Five	Marks	CO
a)	<p>Draw flowchart of Booth's Algorithm</p> <pre> graph TD Start([Start]) --> Init[A ← 0, Q-1 ← 0 M ← Multiplicand Q ← Multiplier Count ← c] Init --> Decision1{Q0, Q-1} Decision1 -- 10 --> Aminus[A ← A - M] Decision1 -- 01 --> Aplus[A ← A + M] Decision1 -- 11 --> Shift[Arithmetic shift Right: A, Q, Q-1 Count ← Count - 1] Decision1 -- 00 --> Shift Aminus --> Shift Aplus --> Shift Shift --> Decision2{Count = 0?} Decision2 -- no --> Decision1 Decision2 -- yes --> End([End]) </pre>	2M	CO 4
b)	<p>Explain 6 stage instruction pipeline with suitable diagram</p> <p>Pipeline processing can happen not only in the data stream but also in the instruction stream. To perform tasks such as fetching, decoding and execution of instructions, most digital computers with complicated instructions would require an instruction pipeline.</p> <p>In general, each and every instruction must be processed by the computer in the following order:</p> <ol style="list-style-type: none"> 1. Fetching the instruction from memory 2. Decoding the obtained instruction 3. Calculating the effective address 4. Fetching the operands from the given memory 5. Execution of the instruction 6. Storing the result in a proper place 	2M	CO 3

	<div><div>Segment 1: Fetch instruction from memory</div><div>Segment 2: Decode instruction and calculate effective address</div><div>Branch ?</div><div>Segment 3: Fetch operand from memory</div><div>Segment 4: Execute instruction</div><div>Interrupt ?</div><div>Interrupt handling</div><div>Update PC</div><div>Empty Pipe</div></div>														
c)	<div>Comparison between Direct mapped, Fully associative and Set associative of cache memory mapping</div> <table><tr><td>Method</td><td>Mapping of main memory blocks to cache</td><td>Access using main memory address</td></tr><tr><td>Direct Mapped</td><td>Each block of main memory maps to unique line of cache</td><td>Line portion of address used to access cache line. Tag portion used to check for hit on that line</td></tr><tr><td>Fully Associative</td><td>Each block of main memory maps to any line of cache</td><td>Tag portion of address used to check every line for hit on that line</td></tr><tr><td>Set Associative</td><td>Each block of main memory maps to unique cache set</td><td>Line portion of address used to access cache set. Tag portion used to check every line in that set for hit on that line</td></tr></table>	Method	Mapping of main memory blocks to cache	Access using main memory address	Direct Mapped	Each block of main memory maps to unique line of cache	Line portion of address used to access cache line. Tag portion used to check for hit on that line	Fully Associative	Each block of main memory maps to any line of cache	Tag portion of address used to check every line for hit on that line	Set Associative	Each block of main memory maps to unique cache set	Line portion of address used to access cache set. Tag portion used to check every line in that set for hit on that line	2M	CO 5
Method	Mapping of main memory blocks to cache	Access using main memory address													
Direct Mapped	Each block of main memory maps to unique line of cache	Line portion of address used to access cache line. Tag portion used to check for hit on that line													
Fully Associative	Each block of main memory maps to any line of cache	Tag portion of address used to check every line for hit on that line													
Set Associative	Each block of main memory maps to unique cache set	Line portion of address used to access cache set. Tag portion used to check every line in that set for hit on that line													
d)	<div>Convert any one of below in IEEE 754 single precision standard</div> <div>a) - 4.99 OR b) 28.75</div> <div>Ans:</div> <div>a) - 4.99</div> <div>1-10000001-00111111010111000010100</div> <div>b) 28.75</div> <div>0-10000011-110011000000000000000000</div>	2M	CO 4												
e)	<div>List and explain Key Characteristic of Computer Memory</div> <div><div>Location</div><div>Capacity</div><div>Unit of Transfer</div><div>Access Method</div><div>Performance</div><div>Physical Type</div><div>Physical Characteristics</div><div>Organization</div><div>CHARACTERISTICS OF COMPUTER MEMORY</div></div>	2M	CO 5												

f)	<table><tr><th colspan="3">Comparison between Hardwired Control Unit and Microprogrammed Control Unit</th></tr><tr><th>S.No.</th><th>Hardwired Control Unit</th><th>Microprogrammed Control Unit</th></tr><tr><td>1.</td><td>The hardwired control unit induces the control signals required for the processor.</td><td>The microprogrammed control unit induces the control signals through microinstructions.</td></tr><tr><td>2.</td><td>Hardwired control unit is quicker than a microprogrammed control unit.</td><td>Microprogrammed control unit is slower than a hardwired control unit.</td></tr><tr><td>3.</td><td>It is hard to modify.</td><td>It is easy to modify.</td></tr><tr><td>4.</td><td>It is more expensive as compared to the microprogrammed control unit.</td><td>It is affordable as compared to the hardwired control unit.</td></tr><tr><td>5.</td><td>It faces difficulty in managing the complex instructions because the design of the circuit is also complex.</td><td>It can easily manage complex instructions.</td></tr><tr><td>6.</td><td>It can use limited instructions.</td><td>It can generate control signals for many instructions.</td></tr></table>	Comparison between Hardwired Control Unit and Microprogrammed Control Unit			S.No.	Hardwired Control Unit	Microprogrammed Control Unit	1.	The hardwired control unit induces the control signals required for the processor.	The microprogrammed control unit induces the control signals through microinstructions.	2.	Hardwired control unit is quicker than a microprogrammed control unit.	Microprogrammed control unit is slower than a hardwired control unit.	3.	It is hard to modify.	It is easy to modify.	4.	It is more expensive as compared to the microprogrammed control unit.	It is affordable as compared to the hardwired control unit.	5.	It faces difficulty in managing the complex instructions because the design of the circuit is also complex.	It can easily manage complex instructions.	6.	It can use limited instructions.	It can generate control signals for many instructions.	2M	CO 3
Comparison between Hardwired Control Unit and Microprogrammed Control Unit																											
S.No.	Hardwired Control Unit	Microprogrammed Control Unit																									
1.	The hardwired control unit induces the control signals required for the processor.	The microprogrammed control unit induces the control signals through microinstructions.																									
2.	Hardwired control unit is quicker than a microprogrammed control unit.	Microprogrammed control unit is slower than a hardwired control unit.																									
3.	It is hard to modify.	It is easy to modify.																									
4.	It is more expensive as compared to the microprogrammed control unit.	It is affordable as compared to the hardwired control unit.																									
5.	It faces difficulty in managing the complex instructions because the design of the circuit is also complex.	It can easily manage complex instructions.																									
6.	It can use limited instructions.	It can generate control signals for many instructions.																									
Q.2	Answer Any One																										
a)	<table><tr><th colspan="2">Write note on Flynn’s Classification of parallel computer</th></tr><tr><td><div><div><div>Single</div><div>Multiple</div></div><div><div>Single</div><div>Multiple</div></div></div><div><div><div>SISD</div><div>Uniprocessors</div></div><div><div>SIMD</div><div>Vector Processors</div><div>Parallel Processing</div></div><div><div>MISD</div><div>May be Pipelined Computers</div></div><div><div>MIMD</div><div>Multi-Computers</div><div>Multi-Processors</div></div></div></td><td><p>Explanation of each type.</p></td></tr></table>	Write note on Flynn’s Classification of parallel computer		<div><div><div>Single</div><div>Multiple</div></div><div><div>Single</div><div>Multiple</div></div></div> <div><div><div>SISD</div><div>Uniprocessors</div></div><div><div>SIMD</div><div>Vector Processors</div><div>Parallel Processing</div></div><div><div>MISD</div><div>May be Pipelined Computers</div></div><div><div>MIMD</div><div>Multi-Computers</div><div>Multi-Processors</div></div></div>	<p>Explanation of each type.</p>	5M	CO 3																				
Write note on Flynn’s Classification of parallel computer																											
<div><div><div>Single</div><div>Multiple</div></div><div><div>Single</div><div>Multiple</div></div></div> <div><div><div>SISD</div><div>Uniprocessors</div></div><div><div>SIMD</div><div>Vector Processors</div><div>Parallel Processing</div></div><div><div>MISD</div><div>May be Pipelined Computers</div></div><div><div>MIMD</div><div>Multi-Computers</div><div>Multi-Processors</div></div></div>	<p>Explanation of each type.</p>																										
	OR																										
b)	<table><tr><th colspan="2">Discuss various pipeline hazards</th></tr><tr><td>1.</td><td>Pipeline hazards are situations that prevent the next instruction in the instruction stream from executing during its designated clock cycles.</td></tr><tr><td>2.</td><td>Any condition that causes a stall in the pipeline operations can be called a hazard.</td></tr><tr><td>3.</td><td>There are primarily three types of hazards: (Explain each)</td></tr><tr><td></td><td>i. Data Hazards</td></tr><tr><td></td><td>ii. Control Hazards or instruction Hazards</td></tr><tr><td></td><td>iii. Structural Hazards.</td></tr></table>	Discuss various pipeline hazards		1.	Pipeline hazards are situations that prevent the next instruction in the instruction stream from executing during its designated clock cycles.	2.	Any condition that causes a stall in the pipeline operations can be called a hazard.	3.	There are primarily three types of hazards: (Explain each)		i. Data Hazards		ii. Control Hazards or instruction Hazards		iii. Structural Hazards.	5M	CO 3										
Discuss various pipeline hazards																											
1.	Pipeline hazards are situations that prevent the next instruction in the instruction stream from executing during its designated clock cycles.																										
2.	Any condition that causes a stall in the pipeline operations can be called a hazard.																										
3.	There are primarily three types of hazards: (Explain each)																										
	i. Data Hazards																										
	ii. Control Hazards or instruction Hazards																										
	iii. Structural Hazards.																										
Q.3	Answer Any One																										
a)	<table><tr><th colspan="2">Write note on Interleaved and Associative memory</th></tr><tr><td colspan="2">Associative memory:</td></tr><tr><td>●</td><td>An associative memory can be treated as a memory unit whose saved information can be recognized for approach by the content of the information itself instead of by an address or memory location.</td></tr><tr><td>●</td><td>Associative memory is also known as Content Addressable Memory (CAM).</td></tr></table>	Write note on Interleaved and Associative memory		Associative memory:		●	An associative memory can be treated as a memory unit whose saved information can be recognized for approach by the content of the information itself instead of by an address or memory location.	●	Associative memory is also known as Content Addressable Memory (CAM).	5M	CO 5																
Write note on Interleaved and Associative memory																											
Associative memory:																											
●	An associative memory can be treated as a memory unit whose saved information can be recognized for approach by the content of the information itself instead of by an address or memory location.																										
●	Associative memory is also known as Content Addressable Memory (CAM).																										




- It includes a memory array and logic for m words with n bits per word. The argument register A and key register K each have n bits, one for each bit of a word.
- The match register M has m bits, one for each memory word. Each word in memory is related in parallel with the content of the argument register.
- The words that connect the bits of the argument register set an equivalent bit in the match register. After the matching process, those bits in the match register that have been set denote the fact that their equivalent words have been connected.
- Reading is proficient through sequential access to memory for those words whose equivalent bits in the match register have been set.

Interleaved memory:


The memory system in which successive addresses are evenly spread across memory banks to compensate for the relatively slow speed of DRAM.

The contagious memory reads and writes are using each bank in term, resulting in higher memory throughputs due to reduced waiting for memory banks to become ready for desired operations.

1. Low order Interleaving



2. High order Interleaving



OR

- b) **Perform Restoring Division Algorithm on $\square (01111)_2 \div (00100)_2$**
 Ans: Q= 00011 AC = 00011

5M

CO 4