

VIVEKANAND EDUCATION SOCIETY'S INSTITUTE OF TECHNOLOGY Department of Information Technology


Class: D10A/B Term Test 2(2022-23) Maximum marks:20

Date: 27/2/2023 Duration: 1 hr Subject: Computer Organization and Architecture Semester: IV


N.B. 1) All Questions are compulsory

2) assume suitable data wherever necessary.

Q.1	Answer Any Five	Marks	CO
a)	Draw flowchart of Booth's Algorithm Start A 0, Q-1 0 M Multiplicand Q Multiplier Count c	2M	CO 4
	A — A-M 11 00 Arithmetic shift Right: A, Q, Q-1 Count — Count-1		
	Explain 6 stage instruction pipeline with suitable diagram Pipeline processing can happen not only in the data stream but also in the instruction stream. To perform tasks such as fetching, decoding and execution of instructions, most digital computers with complicated instructions would require an instruction pipeline. In general, each and every instruction must be processed by the computer in the following order: 1. Fetching the instruction from memory 2. Decoding the obtained instruction 3. Calculating the effective address 4. Fetching the operands from the given memory 5. Execution of the instruction	2M	CO 3



f)	Comparison between Hardwired Control Unit and Microprogrammed Control Unit			2M	CO 3
	S.No.	Hardwired Control Unit	Microprogrammed Control Unit		
	1.	The hardwired control unit induces the control signals required for the processor.	The microprogrammed control unit induces the control signals through microinstructions.		
	2.	Hardwired control unit is quicker than a microprogrammed control unit.	Microprogrammed control unit is slower than a hardwired control unit.		
	3. It is hard to modify.		It is easy to modify.		
	4.	It is more expensive as compared to the microprogrammed control unit.	It is affordable as compared to the hardwired control unit.		
	5.	It faces difficulty in managing the complex instructions because the design of the circuit is also complex.	It can easily manage complex instructions.		
	6.	It can use limited instructions.	It can generate control signals for many instructions.		
Q.2		ver Any One			
b)	Write note on Flynn's Classification of parallel computer Data Stream Single SISD Uniprocessors Wetor Processors Parallel Processing MISD May be Pipelined Computers Multi-Computers Multi-Processors Explanation of each type. OR Discuss various pipeline hazards 1. Pipeline hazards are situations that prevent the next instruction in the instruction stream from executing during its designated clock cycles. 2. Any condition that causes a stall in the pipeline operations can be called a hazard. 3. There are primarily three types of hazards: (Explain each) i. Data Hazards ii. Control Hazards or instruction Hazards iii. Structural Hazards.		5M	CO 3	
Q.3 a)	Write	saved information can be reco	be treated as a memory unit whose gnized for approach by the content of f by an address or memory location. own as Content Addressable Memory	5M	CO 5




- It includes a memory array and logic for m words with n bits per word. The argument register A and key register K each have n bits, one for each bit of a word.
- The match register M has m bits, one for each memory word. Each word in memory is related in parallel with the content of the argument register.
- The words that connect the bits of the argument register set an equivalent bit in the match register. After the matching process, those bits in the match register that have been set denote the fact that their equivalent words have been connected.
- Reading is proficient through sequential access to memory for those words whose equivalent bits in the match register have been set.

Interleaved memory:


The memory system in which successive addresses are evenly spread across memory banks to compensate for the relatively slow speed of DRAM.

The contagious memory reads and writes are using each bank in term, resulting in higher memory throughputs due to reduced waiting for memory banks to become ready for desired operations.

1. Low order Interleaving



2. High order Interleaving



OR

b) **Perform Restoring Division Algorithm on** \square (01111)2 ÷ (00100)2 Ans: \square 0= 00011 AC = 00011

5M

CO 4