

PROCESSOR ORGANISATION AND ARCHITECTURE (POA)

Unsigned Binary subtraction,

$$82 - 85$$

$$32 = 00100000 \xrightarrow{ISC} 1011111$$

$$85 = 1010101$$

Subtracting using 1's complement.

$$\begin{array}{r}
 1011111 \\
 + 1011101 \\
 \hline
 10110100
 \end{array}$$


Final carry


$$0110101$$

$$1+4+16+32$$

$$= 53$$

BOOTH'S ALGORITHM FOR SIGN MULTIPLICATION





Q. 1 \rightarrow Multiplicand - M
 \rightarrow Multiplier - S

S = 0011

M = 0111

\rightarrow 1000

\rightarrow 1001 (-M)

Step 1 A = 0000

S = 0011

$S_1 = 0$

Operation

0000

$[A \rightarrow A + (-M)]$

+ 1001

1001

Count = 4

Step 2 A = 1001

S = 0011

$S_1 = 0$

(Right shift)
A = 1100

S = 1001

$S_1 = 1$

Count = 3

Step 3 A = 1100

S = 001

$S_1 = 1$

(Right shift)
A = 110

S = 0100

$S_1 = 1$

Count = 2

(Right shift)
A = 110

S = 0010

$S_1 = 1$

1110
+ 0101

10101

discarded carry if
any

Step 4 A = 0101

S = 0100

$S_1 = 0$

(Right shift)
A = 0010

S = 1010

$S_1 = 0$

Count = 1

Step 5 A = 0010

S = 1010

$S_1 = 0$

(Right shift)
A = 0001

S = 0101

$S_1 = 0$

Count = 0

00010101

$2^5 2^4 2^3 2^2$

$$16 + 4 + 1 = 21$$

$(21)_0$

$$\begin{array}{r}
 0.2 \\
 M \\
 \hline
 7 \times (-3) \\
 Q
 \end{array}
 \quad
 \begin{array}{r}
 7 & 0 & 1 & 1 \\
 & \xrightarrow{1'sc} & 1 & 0 & 0 & 0 \\
 3 & 0 & 0 & 1 & 1 \\
 & \xrightarrow{1'sc} & 1 & 1 & 0 & 0
 \end{array}
 \quad
 \begin{array}{r}
 1'sc \\
 + 2'sc \\
 \hline
 1001(-M) \\
 \hline
 1101(-3)
 \end{array}$$

A	B	$\otimes 1 = 0$	operation
0000 count +	1101	0	0000 + 1001 <hr/> 1001

The diagram shows the addition of two binary numbers, 0011 and 0001, using a step-by-step approach. The top row shows the addition of 0011 + 0001 = 0010. The bottom row shows the addition of 0011 + 0001 = 0010. A red circle highlights the carry bit '1' in the second column from the left. A red bracket labeled '10' indicates the sum of the first two columns (0+1). A red bracket labeled '1' indicates the sum of the third column (1+0). A red bracket labeled '1' indicates the sum of the fourth column (1+0). A red bracket labeled '1' indicates the sum of the fifth column (0+1).

ARS 1101 01110111
Count = 0 1101 10110111

If MSB of \overline{A} → $\boxed{1} \quad 1 \quad 1 \quad 0 \quad 1 \quad 0 \quad 1 \quad 1$

A is 1 if

indicates

the ans.
is



5-148

$$\begin{array}{r} 10101010 \\ \underline{-10101010} \\ 00000000 \end{array}$$

↓ 1's c


$\omega^2 = 0 \ 0 \ 0 \ 1 \ 1 0 \ 1 \ 0 \ 0 \ 1 \ 0 1 \ 2 1 1 \ 1 1 1 0 \ 1 1 1$

DIVISION USING RESTORING METHOD:



$A \leftarrow A - M$

NOTE - $(n+1)$ bit
for the Algorithm



$Q_0 \leftarrow 1$

$Q_0 \leftarrow 0$

$A \leftarrow A + M$

count--

No

Yes

End

$$Q \cdot 1 \quad 13 / 5 \\ Q \quad M$$

$$13 \quad 01101 \\ 5 \quad 00101 \xrightarrow{\text{1'sc}} 11010 \xrightarrow{\text{2'sc}} 11011 \\ (-M)$$

A

Q

M

Action

00000

01101

00101

00000

1101

00101

+11011

Q₀

00101

11011

Left shift

$A = A - M$

-ve 11011

11010

00101

$A < 0 - \text{Yes}$

$Q_0 \leftarrow 0$

$A = A + M$

+00101

00000

00101

100000

Q₀

00101

+100000

Q₀

00101

A

Q

M

Action

00000

11010

00101

00001

1010

00101

11011

Q₀

00101

left shift

count=2

+

-

-ve

(1)1100

A = A - M

11100

10100

00101

A < 0 Yes
Q₀ ← 0

+

-

discard

(1)00101

100001

A = A + M

A

Q

M

Action

count=3

+

-

-ve

(1)11011

00001

10100

00101

left shift

11011

Q₀

A = A - M

-

-

-

(1)1110

11110

01000

00101

A < 0 Yes
Q₀ ← 0

+

-

-

-

(1)00101

10001

A = A + M

A

Q

M

Action.

count=2

+

-

-

-

(1)00011

10100

00001

01000

00101

left shift

11011

Q₀

A = A - M

-

-

-

(1)00001

10001

A > 0 - NO
Q₀ ← 1

+

-

-

(1)00001

10001

00001

10001

00101

left shift

11011

Q₀

A = A - M

-

-

-

(1)11110

Q₀

Action

count=1

+

-

-

-

(1)11110

Q₀



End cycle

	111110	00010	00101	A < 0	\rightarrow Yes
	+ 00101	12100	12101		
discard	(100011)				
	count = 0	→ End			
	00011	00010	00101		
	S	S	S		
	Remainder	Quotient			

$$\text{Quotient} = (00010)_2 = (2)_{10}$$

$$\text{Remainder} = (00011)_2 = (3)_{10}$$

UNSIGNED MULTIPLICATION:




Q. 1 18×11

$Q \rightarrow \text{Multiplier}$ $18 = 1101$ $A = 0000$
 $M \rightarrow \text{Multiplicand.}$ $11 = 1011$ $C = 0$

carry	A	Q	Action
count = 4	0 0000	1101	
		<u>Q₀ = 1</u>	
	0 0000	1101	$A = A + M$
	+ 1011		
	<u>1011</u>		
	0 0101	1110	Right shift C, A, Q
count = 3	0 0101	<u>Q₀ ≠ 1</u>	
	0 0101	1111	Right shift C, A, Q
count = 2	0 0101	1111	$A = A + M$
	+ 1011		
	<u>1101</u>		
	0 0110	1111	Right shift C, A, Q
count = 1	0 0110	<u>Q₀ = 1</u>	
	0 110	1111	$A = A + M$
	+ 1011		
	<u>0001</u>		
	0 1000	1111	Right shift C, A, Q
count = 0	0 1000	1111	

$$(10001111)_2 = (148)_{10}$$

DIVISION USING NON-RESTORING METHOD:



$$Q = 11 \div 3$$

Q → Dividend M → Divisor $3 = 00011$ $(-3) = 11101$

$(-M)$ $(-M)$

A

Q

Action

$$\begin{array}{r} 00000 \\ \textcircled{0} 0001 \\ + 00001 \\ \hline 01101 \end{array}$$

Left shift

$$A = A - M$$

$$+ 11101$$

$$\boxed{1110} \quad \text{AMSB}$$

count = 3

$$\begin{array}{r} 11100 \\ \textcircled{1} 1100 \\ + 00011 \\ \hline 11100 \end{array}$$

Left shift

$$A = A + M$$

$$\boxed{11111} \quad \text{AMSB}$$

count = 2

$$\begin{array}{r} 11111 \\ \textcircled{1} 1111 \\ + 00011 \\ \hline \boxed{10010} \end{array}$$

Left shift

$$A = A + M$$

count = 1

$$\begin{array}{r} 00101 \\ 01101 \\ + 11101 \\ \hline \boxed{00010} \end{array}$$

Left shift

$$A = A - M$$

discard

AMSB
count = 0

$$\begin{array}{r} 00010 \\ \boxed{A} \\ \hline 0011 \\ Q \end{array}$$

count = 0

→ A is (+ve) when count = 0

No need for $A = A + M$

$$\therefore \text{Remainder} = A = 00010 = (2)_{10}$$

$$\text{Quotient} = Q = 00011 = (3)_{10}$$

MEMORY ORGANISATION

RAM (RANDOM ACCESS MEMORY)

① S-RAM [STATIC RAM]: (133 MHz - clock frequency)

- a) Normally used for cache memory
- b) Faster
- c) Expensive
- d) Transistors, flipflops i.e. more components
- e) Low density device
- f) Low latency (delay)

② D-RAM [DYNAMIC RAM]:

- a) Normally used for main memory
- b) Slower
- c) Less Expensive
- d) Capacitors i.e. less components
- e) High density device.
- f) High latency (delay)

③ SD-RAM [SYNCHRONOUS DYNAMIC RAM]:

- a) Synchronises with clock of CPU

Input-Output Clock Frequency → 100 - 133 MHz
(connection with other devices)

Internal clock frequency

(within the same device) → 100 - 133 MHz

[Because of delay in D-RAM we use SD-RAM]

④ DDR [DOUBLE DATA RATE]:

double than
normal
RAM

(184 pins)

⑤ DDR2:

Double than DDR

(240 pins)

⑥ DDR3:

Double than DDR2

(240 pins)

SRAM

RAM

DRAM

SORAM

DDR

DDR2

DDR3

ROM (READ ONLY MEMORY)

- ① Non-volatile
- ② mainly to start / boot up the computer.

Computer memory

Internal/Main/
primary

secondary/
External

TYPES OF ROM : You can write only once
(1 time usable)

(MASK ROM) MROM

PROM (Programmable ROM)

Flash ROM
(min storage
devices, portable,
erasable)

EEPROM

**EPROM (Erasable
Programmable ROM)**

**(Electrically erasable
Programmable ROM)**

(erased using electric charge)

MEMORY ALLOCATION TECHNIQUES :

- ① First-Fit
- ② Best-Fit
- ③ Worst-Fit

Q.1 consider memory block of size 100, 500, 200, 300 and 600 KB each.

$$P_1 = 212 \text{ KB} \quad P_3 = 112 \text{ KB}$$

$$P_2 = 417 \text{ KB} \quad P_4 = 126 \text{ KB}$$

First-Fit

$$P_1 \quad 500$$

$$P_2 \quad 500$$

$$P_3 \quad 200$$

$$P_4 \quad -$$

BEST-FIT

$$P_1 \quad 300$$

$$P_2 \quad 500$$

$$P_3 \quad 200$$

$$P_4 \quad 600$$



WORST-FIT

$$P_1 \quad 600$$

$$P_2 \quad 500$$

$$P_3 \quad 300$$

$$P_4 \quad -$$



internal fragmentation.

$$\text{Memory utilization} = 68.67\%$$

$$\text{Memory utilization} = 212 + 112 + 417$$

$$= 1700$$

$$\text{Memory utilization} = 43.5\%$$

~~Qmp~~ For Fixed partitioning \rightarrow Internal fragments cannot be assigned to any process


For Dynamic Partitioning \rightarrow Internal fragments if large enough can be assigned to any process

Q.2 consider memory block of size 200, 400, 600, 500, 300, 250

$$P_1 = 357 \text{ KB} \quad P_3 = 168 \text{ KB}$$


$$P_2 = 210 \text{ KB} \quad P_4 = 491 \text{ KB}$$

FIRST FIT




$$\text{Memory utilization} = 48\%$$

BEST FIT



$$\text{Memory utilization} = 67\%$$

WORST FIT



$$\text{Memory utilization} = 25.2\%$$

LEVEL OF MEMORY :

level 1 / Register memory

level 2 / Cache memory

level 3 / Primary memory

level 4 / Secondary memory

INTERLEAVED MEMORY :


Successive words are stored in different memory bank

HIGH-ORDER INTERLEAVING

- ① MSB of the memory address decides memory banks
- ② LSB bits are sent as addresses to each chip.

LOW- ORDER INTERLEAVING

- ① LSB of the memory address decides memory banks.
- ② Here problem of high order interleaving is solved.
- ③ faster than higher since consecutive bits gets distributed.



ASSOCIATIVE MEMORY :

① Address - Address of w

② keywords - How many digits to check

The bits that we want to search/check we keep it 1


③ match register - The files that matches are assigned flag 1 and rest flag 0.

CACHE MAPPING:

① Direct

② Fully

③ Associative.




to solve
this cache

if P₁ fetches x = 10
then increments it
x = 11 but
mapping is used. before it tells RAM
P₂ fetches it

① DIRECT MAPPING:

GA 32 16	1	
111 01 00	116	
111 01 01	117	
111 01 10	118	
111 01 11	119	



So block B29 is in line L1.

L0	B0 B4 B8	w0 w1 w2 w3	B0
L1	B1 B5 B9	w4 w5 w6 w7	B1
L2	B2 B6 B10	w8 w9 w10 w11	B2
L3	B3 B7 B11	:	:

Each line stores


only 1 block at a time. Each block has 4 words and specific block only

e.g. L0 will have B0, B4, B8... only

it won't store B1 in it.

∴ Each line stores 1 block
= 4 words
= $2^2 \rightarrow 2$ bits

If there's total 128 size = $2^7 \rightarrow 7$ bits



Formula:
 $i = j \bmod m$

cache line number
 main memory block number
 number of lines in the cache


CACHE MAPPINGS

which data goes where in the main memory

- ① Direct Mapping
- ② Fully Associative Mapping
- ③ Set Associative Mapping

② FULLY ASSOCIATIVE MAPPINGS

Direct mapping's drawback is solved → any ^{block} can go in



which ever is the available available place there.

Problem → Mapping is flexible and fast

Searching is inconvenient as whole cache need to be searched,

③ SET ASSOCIATIVE MAPPINGS

Set is fixed but within the set it can be placed in any line

Mapping is flexible.



while searching only particular lines of a fixed set

need to be searched

Formulas

$$m = v * k$$

$$i = j \bmod v$$



8086 MICROPROCESSOR

OVERVIEW:

16-bit microprocessor

20 = address lines

16 = data lines.

Two modes of operation:

(a) min mode

(b) max mode

It has an instruction queue, which is capable of storing 6 instruction bytes.


Available in 8 versions

8086 → 5 Hz

8086-2 → 8 Hz

8086-1 → 10 Hz

Using 2 stages of pipelining



8086 vectored interrupts

Consists of 29,000 transistors.

CS = IP
SS = SP / BP
DS = SI
ES = DI

All RHS are corresponding offsets of LHS.