


11/1/23


Digital Electronics TT-2





A - 1 - 1 - 0 0 0	Observ B B I O	ation o	Decimo 7 6 5 4 3	21	Hd 8	(6)	
A - 1 - 1 - 0 0 0 0	B B 1 0 0	C 1 0 1 0 1	7 6 5 4	21	e ap	5	
A 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	B 1 0 0	C 1 0 1 0 1	7 6 5 4	21	3 40		
1 1 0 0 0	0 0 1	0 1	4			*	
1 1 0 0 0	0	0	4				
0 0 0	0	0	4				
0 0	0	0	3				
0	1		3				13 TO 18 TO
0	11						
0		0	2				-
	0						
0	0	10	O				
0 0 0	DB	B 00 6	DA	6			gic)
~	3 bit ne Risi	3 bit Asynche Rising ed	3 bit Asynchronous ne Rising edge tri Comp B  Out DB  Out DB  Out DB	3 bit Asynchronous UP ne Rising edge triggered  Oct IDB OB IDA  Oct IDB OB IDA	3 bit Asynchronous UP course Rising edge triggered D f	3 bit Asynchronous UP counter ne Rising edge triggered D flip flo	3 bit Asynchronous UP counter  ne Rising edge triggered D Flip Flop Lan  COLLEGE B A A A A A A A A A A A A A A A A A A











Q. H why are preset and clear referred as asynchronous inputs. 1 Preset and clear are called asynchronous input because they can set or reset the flip the regardless of the status of the clock signal. 2) when the preset input is activated, the This P-Flop will be set (Q=1, Q=0) tegardless of any of the synchronous input on the clock 3) when the clear input is activated, the tlip trop will be regot (Q=0, Q=1), regardless of any of the synchronous on the clock 4) Preset and clear inputs find use when multiple flip-flops are ganged together to perform a function on a mult-bit binary word, and a single line is needed to set or reset them all of once. Q. By Draw and explain J-K flip flop.

FOR EDUCATIONAL USE

Sundaram

Truth Table:

				AND REAL PROPERTY AND ADDRESS OF THE PARTY O	Section 2
CIK	J	K	00+1	On+1	
0	X	×	Qn	00	1
	0	0	Qn	00	1
1	0	1	0	1	-
	1	0		0	
			00	Qn	1
					1
The same of the sa	The state of the s	CONTRACTOR OF THE PARTY OF THE	THE RESERVE TO SELECT A SECURITY OF THE PARTY OF THE PART		

The SR flip flop has lots of advantages

But it has the following problems.

When S=RI and R=1 it is invalid state and


avoided. JK flip flop resolves this problem

The S=R=1 is the toggling condition.

- explain BOD to seven segment display configuration. Also explain BOD to seven segment conversion.
  - -> O Seven' Segment display configuration has 7

    LED lights and 1 (decimal point) LED.
    - 2 Each of the seven LED's is called a
    - 3 Seven segment displays are used in digital clocks, basic calculators.
    - Described are named from a to get according to the output required, we provide inputs to the seven segment and accordingly the LED'S, light up.

Sundaram



Explain way to achieve Binary to Excess-3 code

O Excess-3 code can also be represented as XS-3 code. 2) In Excess-3 code each digit of decimal number is represented by adding 3 in each decimal digit. (3) Following steps to convert the binary number into Fx 1055-3 code 1) Convert the binary number into decimal 2) Add & 3 in each digit of decimal number 3) Find binary code of each digit of newly generated number Binary to Excess-3. BCD Ex cess -3 W 0 D 0 0 0 0 0 0 8 0 0 0

FOR EDUCATIONAL USE

