**NAME: Dhruvin Chawda** 

SAP ID: 6000420159

DIV: B3

TOPIC: DE

**Experiment Number: 1** 

## AIM: -

Verification of the truth tables of TTL gates.

**APPARATUS REQUIRED:** -Digital lab kit, single strand wires, breadboard, TTL IC's AND (IC-7408), OR (IC-7432), NAND (IC-7400), NOR (IC-7402), NOT (IC-7404) and NOR (IC-7486).

## **THEORY:-**

Logic gates are idealized or physical devices implementing a Boolean function, which it performs a logical

operation on one or more logical inputs and produce a single output.

Depending on the context, the term may refer

to an ideal logic gate, one that has for instance zero rise time and unlimited fan out or it may refer to anon-ideal physical device.

The main hierarchy is as follows: -

- 1. Basic Gates
- 2. Universal Gates
- 3. Advanced Gates

## **BASIC GATES**

#### **AND GATE:**

The AND gate performs a logical multiplication commonly known as AND function. The output is high when both the inputs are high. The output is low level when any one of the inputs is low.

## **OR GATE:**

The OR gate performs a logical addition commonly known as OR function. The output is high when any one of the inputs is high. The output is low level when both the inputs are low.

#### **NOT GATE:**

The NOT gate is called an inverter. The output is high when the input is low. The output is low when the input is high.

### **UNIVERSAL GATES**

#### **NAND GATE:**

The NAND gate is a contraction of AND-NOT. The output is high when both inputs are low and any one of the

input is low. The output is low level when both inputs are high.

#### **NOR GATE:**

The NOR gate is a contraction of OR-NOT. The output is high when both inputs are low. The output is low when one or both inputs are high.

#### **ADVANCED GATES**


#### X-OR GATE:


The output is high when any one of the inputs is high. The output is low when both the inputs are low and both the inputs are high.

# **PROCEDURE:**


- I. Place the breadboard gently on the observation table.
- II. Fix the IC which is under observation between the half shadow line of breadboard, so there is no shortage of voltage.

- III. Connect the wire to the main voltage source (Vcc) whose other end is connected to last pin of the IC (14 place from the notch).
- IV. Connect the ground of IC (7th place from the notch) to the ground terminal provided on the digital lab kit.
- V. Give the input at any one of the gate of the ICs i.e. 1st, 2nd, 3rd, 4th gate by using connecting wires. (In accordance to IC provided).
- VI. Connect output pins to the led on digital lab kit.
- VII. Switch on the power supply.
- VIII. If LED glows red then output is true, if it glows green output is false, which is numerically denoted as 1 and 0 respectively. The Color can change based on the IC manufacturer it's just verification of the Truth Table not the color change






# O NAND GATE (7400)



	processor and the second	and the second	Accession of the Control of the Cont	
-	A	В	A-B	
-	0	0	1	
-	0	1	1	
-	1	0	1	
	1	1	0	
	-	1	and the same of th	


1 NOR Gate (7402)




-	The same of the same of the same of	The same of the sa	
A	В	A+B	
0	0	1	
0	1	0	
1	0	0	
1	1	0	
Contraction of the last of the	CONTRACTOR OF THE PARTY OF THE		

# Advanced Grate

3 XOR Gate (7486).



		A STATE OF THE PARTY OF THE PAR				
A	B	ADB				
0	0	0				
0	1	1				
1	0	1				
-		0				
	TO STATE OF THE PARTY OF THE PA	The second secon				



		Mind Trans	171100		251			3	
	From NOR Grate							Market State of the State of th	
			347	-	THE				
0	NOT Gate.								
	AAAA	· ·	f	A	A	A+1	$\bar{A} = \bar{A}$	1	
		3		0	0	1			
	ATT	-		0	0	1			
		Ā		1	,	0			
		A		1	,	0			
								1	0
0	AND Grate								
9-A Q	A-Y 8	A 10	11			TO THE REAL PROPERTY.			1
	- 1	600042	10159	A	B	Ā	8	Ã+Ē	=A-B
0	A	1		0	0	,	1	0	
	1 0			0	1	1	0	0	
		12 A.	B	1	0	0	1	D	
		J .		1	(	0	0	1	
	8	4210164	0000	-					
					olos		40		
3	OK Gate.	A							0
all	1 1 0	0.							
	0 1		A		В	A+	B=/	4+8	
	· Comment	A	0				0		
	4	-1 >0-	- 0				1		
	2	L A	13 1	(	)		1		
	0		1		1		1		
			L						

Sundaram

RESULT:-
Thus the logic gates are studied and their truth tables were verified.