



# UNIVERSITY OF ASIA PACIFIC

## Department of Computer Science & Engineering

**Course Title** – Digital Logic & System Design

**Course Code** – CSE 209

**Assignment** – 02

**Topic** – Designing MOD-10 asynchronous UP/DOWN counter  
using JK Flip Flop. Use other logic gates if necessary. .  
Briefly explain the operation.


**Submitted by:**

**Name** – Shawan Das.

**Registration No.** – 19101020

**Section** – A

**Date of Submission** – 16-02-2021



Initially  $A=B=C=D=0$

D	C	B	A	
0	0	0	0	PRE=1  CLR=1
0	0	0	1	
0	0	1	0	
0	0	1	1	
0	1	0	0	
0	1	0	1	
0	1	1	0	
0	1	1	1	
1	0	0	0	
1	0	0	1	
1	0	1	0	PRE=1 CLR=0

operation:

if  $S=0$ , then 2<sup>nd</sup> pulse = A  
3<sup>rd</sup> pulse = B  
4<sup>th</sup> pulse = C

For  $S=0$ , PRE = 1.

So, For (0 to 9) PRE = 1, As either B or D is 0, So CLR = 1  
∴ Normal clock operation.

At 10, PRE = 1 and as B = D = 1, CLR =

∴ A = B = C = D = 0

so it comes 0000

∴ It count from 0 to 9

so it is Mod-10 up-counter.

D	C	B	A	
1	1	1	1	PRE=1  CLR=1
1	1	1	0	
1	1	0	1	
1	1	0	0	
1	0	1	1	
1	0	1	0	
1	0	0	1	
1	0	0	0	
0	1	1	1	
0	1	1	0	
0	1	0	1	PRE=0 CLR=1

if  $S=1$ , then 2<sup>nd</sup> pulse =  $\bar{A}$

3<sup>rd</sup> pulse =  $\bar{B}$

4<sup>th</sup> pulse =  $\bar{C}$

For  $S=1$ , CLR = 1.

From (1 to 6) CLR = 1, As either B or D is 1, PRE = 1

For 5: B = D = 0, so, PRE = 0  
CLR = 1

∴ All outputs are 1

so A = B = C = D = 1

so, it counts from (1 to 6)

so it is Mod-10 down-counter.