

Instruction Set:

* The SAP-1 instruction set follows:-

SAP-1 Instruction SET		
Memories	Operation	Description
LDA	$ACC \leftarrow RAM[MAR]$	Load RAM data into accumulator
ADD	$ACC \leftarrow ACC + B$	Add RAM data to accumulator
SUB	$ACC \leftarrow ACC - B$	Subtract RAM data from accumulator.
OUT	$OUT \leftarrow ACC$	Load accumulator data into output register
HLT	$clk \leftarrow 0$	Stop processing;

⇒ To load instruction and data words, into the SAP-1 memory, we have to use some kind of code that the computer can interpret.

* Assembly language involves working with memories when writing a program.

* Machine language involves working with strings of 0s and 1s,

SAP-1 OP CODES.	
Memories	Op Code
LDA	0000
ADD	0001
SUB	0010
OUT	1110
HLT	1111

Control bit:

SAP-1 has 6-cycle controller with 12-bit microinstruction word. The 12-bits coming out of the controller ~~sequence~~ sequence from a word that controls the rest of the computer. Before each operation a clear (CLR) signal resets the computer.

Macro Inst	T-state	Micro Operation	Active	COIN
LDA	T ₄	MAR ← IR (3.....0)	L _M , E ₁	1A 3H
	T ₅	ACC ← RAM [MAR]	E ₁ , L _A	2E 3H
	T ₆	None	None	3E 3H
ADD	T ₄	MAR ← IR (3.....0)	L _M , E ₁	1A 3H
	T ₅	B ← RAM [MAR]	E ₁ , L _B	2E 1H
	T ₆	ACC ← ACC + B	L _A , E _u	3E 7H
OUT	T ₄	OUT ← ACC	E _A , L _O	3F 2H
	T ₅	None	None	3E 3H
	T ₆	None	None	3E 3H

* RAM state:

For an operation: ~~5~~ 5 + 3 =

Addresses:

Content

0H	LDA 4H	→ 0000 0100
1H	ADD 5H	→ 0001 0101
2H	OUT	→ 1110 1111
3H	HLT	
4H	5H	
5H	3H	
6H	FFH	
7H	FFH	
8H	FFH	
9H	FFH	
AH	FFH	
BH	FFH	
CH	FFH	
DH	FFH	
EH	FFH	
FH	FFH	

* Timing Diagram:-

Instruction	T ₁	T ₂	T ₃	T ₄	T ₅	T ₆
LDA	Ep Lm'	CP	Ce' Li'	Ei' Lm'	Ce' Le'	X
ADD	Ep Lm'	CP	Ce' Li'	Ei' Lm'	Ce' Lb'	Eula'
OUT	Ep Lm'	CP	Ce' Li'	EaLO'	X	X

2018 11 11

- 8 + 2 = 10

1285716H