

UNIVERSITY OF ASIA PACIFIC

Department of Computer Science & Engineering

Course Title - Digital Logic & System Design

Course Code - CSE 209

Assignment - 02

Topic – Designing MOD-10 asynchronous UP/DOWN counter

. using JK Flip Flop. Use other logic gates if necessary. .

. Briefly explain the operation.


Submitted by:

Name – Shawan Das.

Registration No. - 19101020

Section - A

Date of Submission - 16-02-2021



| D | C | B | A | |
|----|---|----|---|----------------|
| 0 | 0 | 0 | 0 | |
| 0 | 0 | 0 | 1 | PRE=1 |
| 0 | 0 | 1 | Ó | |
| 0 | 0 | 1 |) | CR=1 |
| O | 1 | 0 | ٥ | |
| 0 | 1 | 0 | 1 | |
| 0 | 1 | 1 | Ó | |
| 0 | 1 | 1 | 1 | |
| .1 | 0 | 0 | 0 | |
| | O | 0 | | |
| _1 | O | 1. | 0 | PRE=1 CLR=0 |
| | | | | |

4th pulse = C

For S=0, PRE = 1.

So, For (0 to 9) PRE=1, As either

Bon Dis O, So CLR=1

:. Normal elock operation.

At 10, PRE=1 and as B=D=1, CLR=

: A=B=C=D=0

so it comes 0000

: It count brom 0. to 9

so it is Mod-10 upconten.

| | | *************************************** | more to some superior and the contract of | and the second s |
|-----|---|---|---|--|
| . D | C | B | A | |
| 1 | ì | 1 | I | |
| 1 | 1 | ١ | D | PRE=1 |
| 1 | 1 | 0 | 1 | |
| ١ | 1 | 0 | 0 | CR=1 |
| 1 | 0 | l | 1 | |
| 1 | 0 | 1 | 0 | |
| 1 | 0 | 0 | 1 | |
| ١ | 0 | 0 | 0 | |
| 0 | ı | l , | 1 | |
| O | 1 | ١ | O | |
| | | | | PRE = 0 |
| 0 | ١ | O | 1 | UR=1 |
| | | | | |

ib S=1, then 2nd pulse = A 3nd pulse = B 4th pulse = E

For S=1, Cl R=1.

From (15 to 6) CIR=1, As elther

Bon Dis 1, PRE=1

For 5 & B=D=0, Sa, PRE=0

CLR=1

: All outputs are 1

50 A=B=C=D= 1

so, it counts brom (15. to G)

so it is Mod-10 down-counter.