2023 Digital IC Design Homework 5

2023 Digital IC Design Homework 3				
NAME	吳欣航			
Student ID	E14086525			
Simulation Result				
Functional		Completed	Gate-level	Completed
simulation			simulation	
Simulation Start ** Simulation completed successfully! ** Note: Sfinish : D:/NCKUCollege/111-2/DIC/HMS/file/testfixture.v(145) ** Time: \$243100 ns Iteration: 1 Instance: /cestfixture ** Time: \$243100 ns Iteration: 1 Instance: /cestfixture ** Simulation completed successfully! ** Note: Sfinish : D:/NCKUCollege/111-2/DIC/HMS/file/testfixture.v(145) ** Time: \$243100 ns Iteration: 1 Instance: /testfixture				
Evaluation Results				
test1.png		25.32	test2.png	24.82
test3.png		29.12	test4.png	20.95
test5.png		21.94	test6.png	25.21
Description of your design				
在這個作業,使用了 128*128 個 cycles 將 data 分別存進去 RGB 三個通道裡,用的是基偶的判斷,座標的方式跟 HW4 使用一樣的概念。之後分為四種可能,每種可能花費 5 個 cycles 去從 RGB 分別讀值,由於數量很少,所以我直接將四種可能列出來,將抓出來的值做累加,到下一個 state 在除於 2 或 4 存進 result 裡面,在最後一個 state 將 result 寫進 MEM 中。				

Scoring = average PSNR of the six test images

^{*} PSNR of all interpolation results should meet at least the baseline.