2023 Digital IC Design Homework 4

NAME 吳欣航							
Student ID E14086525							
Simulation Result							
Functional				Gate-level		C	
simulation		core		simulation	Score		
START!!! Simulation Start				START!!! Simulation Start			
#				# Layer 0 output is correct !			
# Layer 1 output is correct! #				Layer Output is correct!			
# S U M M A R Y # Congratulations! Layer 0 data have been generated successfully! The re			PASS!!	Congratulations! Layer 0 data have been ge		! The result is PASS!!	
Congratulations! Layer 1 data have been generated successfully! The reference terminate at 57350 cycle			PASS!!	Congratulations! Layer 1 data have been go	enerated successfully	! The result is PASS!!	
* Note: Sfinish : D:/NCKUCollege/111-2/DIC/HM4/file/testfixture.v(175) Time: 2867500 ns Iteration: O Instance: /testfixture			** Mote: ofinish : D:/MCRUCollege/lll-2/DIC/RW4/file/testfixture.v(175) * Time: 2867508729 ps Iteration: O Instance: /testfixture				
Compating Descrit							
Synthesis Result Total logic elements 1292							
Total logic elements							
Total memory bits			0				
Embedded multiplier 9-bit elements			57250				
Total cycle used			57350				
Flow Status Suc			cessful - Sun May 21 23:35:36 2023				
Quartus Prime Version		20.1	20.1.1 Build 720 11/11/2020 SJ Lite Edition				
Revision Name		ATC	ATCONV				
Top-level Entity Name		ATC	ATCONV				
Family		Cyc	Cyclone IV E				
Device		EP4	EP4CE55F23A7				
Timing Models Fir		Fina	nal				
Total logic elements 1,2		1,29	92 / 55,856 (2 %)				
Total registers 247		7					
Total pins 82		82 /	/ 325 (25 %)				
Total virtual pins 0		0					
		0/2	2,396,160 (0 %)				
,		0/3	308 (0%)				
Total PLLs 0 / 4			4(0%	6)			
Description of your design							

使用了 INPUT 將每個 kernel 的數值抓出來存到 k1-k9 暫存器,這邊使用了一維直接將 padding 每種可能列出來,因此造成合成出來的電路面積超過限制。之後進到 CONV 的 state 進行運算,由於 kernel 的數值都可以用 shift 完成,因此直接使用 shift 做乘法,小數點在哪裡並不會影響加減法,使用這個方法克服小數點問題,做完 CONV 在下一個 state 寫入 L0。下一個 state 讀L1 的值,一次讀 4 個存到 k1-k4,下一個 state 進行 maxpooling 寫到 L1,進位的問題用右移 4 將最右邊 4 為溢出並+1,之後再左移 4 位。

 $Scoring = (Total\ logic\ elements + Total\ memory\ bits + 9*Embedded\ multipliers\ 9-bit\ elements)\ X\ Total\ cycle\ used$

* Total logic elements must not exceed 1000.