

North South University Department of Electrical & Computer Engineering LAB REPORT-

Course Code: CS	E	25	ı
-----------------	---	----	---

Course Title: Digital Logie Lab

Section:

Lab Number: 5

Experiment Name:

Binary	Arithmetic
Winary	Hithmetic

Experiment Date: 1 May 2024

Date of Submission: 13 May 2029

Submitted by Group Number: 02

Group members

Name	ID	Obtained Mark Simulation [5]	Obtained Mark Lab Report [15]
1 MA. Rayhan Sharif Ratsun	2222471042		
2.			
3.			
4.			

Course Instructor: Omar Ibne Shahid

Submitted To: Pritthika Dhar

1: LAB5: Binary Arithmetic

- 2A. Objectives . Minimize combinational Logic circuts using Karnugh
 - · Learn various numerical representation System.
 - · Implement circuits using 1st and 2nd canonical minimal forms.
 - · Implement circuits sing universal logic
- 3. Theory: Binary adder performs binary addition on the A and B input and the corry output CO. It generates a 4 bit sum and a corry out c4. It can be Half Adder which is a fundamental building block of a binary adder. It adds two single digit binary numbers and produces two output. The sum (s) and the carry (c). Ics like the 7400 seris often contain integrated half adder circuits. Another one is full adder, while a half adder can add two bits, it cannot contain account for a carry from a prévious addition. A full adder, built using multiple half adder and additional logic gates, can handle three inputs: two bits to, be added and a carry from the prrevious lower significant bit addition.

Two 7483 Ic; can be cascaded to form an 8-bit

ripple through - carry adder. The lower 4-bits of each number is used as input for the first 7483 and the output carry is connected to the input carry of the next 7483. The higher 4 bits of the sum and the second one provides the upper 4-bits.

mark -




Figure: Finant of IC7483

the stad of of day, robber 11.

the state of the s

the control of the said portains of

MARCHAR MARRIAGARES

Apparatus:

Experiment 1: Binary Adder - Subtractor

- Traine Board
- · 1x IC7483 4-bit binary Adder
 - · IX IC 7486 quadruple 2-input x-02 gentes

Tradition grant a represent to ago to be well Interior

Experiment - 2: Ripple - Through - Carry Adder

- · Traine Board
- · 2 XIC 7483 4-bit binary Adder

Experiment -3: BCD Adder

- · Trainer Board
- · 2xIC 7483 4 bit binary adder
 - · 1xIC 7408 quadruple 21'npute AND gate
 - · IXFC 7432 quadruple 2-input OR gate.

Experiment Data: Binary Adder - Subtractor

Operation	M	A	В	CA	S4 S3 S2 S1		1	
7+5	٥	0111	0101	0	1 1 0 0	1	- Com	
4+6	0	0100	0110	0	1010	2		-
9+11	0	1001	1011	1	0100	-1-		
15+15	0	सार्ग ः	1111	-1	1110			
7-5	1	0111	Dlol	0	0010	The same of the sa		
4-6	1	0100	0110		1110			
11-2	1	1011	0010	0	1,001			
15=15	1	LIII	CIII	0	0000	"Pa Padrimining Agriculations and Survey		
		The state of the s				-		Calculation in section 40
			table.	ال ا	.1			

Experimental Data (Ripple - Through - Corry - Adder) ?

Operation	A-	В	overflow cran	Sum
7+5	00000111	00000000101	70000	0001100
18 +19	000/00/0	00010011	0	00100101
72+83	0/00/000	01010011	0	1001 1011
129+255	10000001	1131 13162	og Labor	1000 0000
		Control of the Section (1999) and describes a few many control of the Section (1999) and the section the s		March March (community and department about the contribution for the contribution of the contribution of the contribution and the contribution of

Experimental Data (BCD Sum)

						The state of the s				_
Bir	nory	SU	m		3.4	Be	D Su	m	A Salaman or	
k	Z8	Z_4	Z_2	Z_{l}	C	Sg	Sa	52	51	
0	0	0	0	1060	Į O 11 , 11 ,	0	0	. 0	0	
0	0	0	0	1	0	O	0	0		Prince of the last
0	0	0	١	0	0 7 %	0	O) 0.0	- (5.	0	
0	0	O	\	1	0	0	0	l	1	
0	0	1	0	0	0	0	87009	7.0.	. 0	
O	0	1	0	11	0	0	18/904	ðyg		
0	0	1.	: 11	of Open	2 O	0		1	. 0	OCCUPANT AND ADDRESS OF THE PERSON OF THE PE
0	0	, I ,	1		0	0	ſ	1	1	
. 0	B 1	O	0	0	0	1	0	0	0	
0	01	0	0	Hode	, O)	, t. (I,)	0	0	The Control of the Co	
0	@1	0	1	0		0	0	0 /	Omi	
0	1	0	* 1 k	1	1	0	0	0		
0	1	1	O	0	1	0	0		0	-
0	1	1 ,	O		1 - 3	6	0	l	1	-
0	1	1	1	O	1	0/1	1	0	0	
0	1	1	1	I	1	9	1 1	(110		7
1	0	0	0	0	1	0	, (inde la	0	
1	0	0	0	1	The second secon	9	12 100			-
1	0	0		0			0	0	0	-
1	0	6			Kirjaha Manakana Mahili samujuwa akia jisaa Ina, iki Maha Ma	a gering personal and the property of the second personal and the second perso	0	0	l .	

Experimental Procedure:


Dinary Adder Subtractor:

- 1. First we select four switches to represent the bits of input A and Another four morre binary switches to represent the bits of input B.
- Then we select another switch for the mode chosen.
- we construct the circuit accordings to the pin details in the circuit diagram section.
- 4. We chose foure LEDS, to view the output sum and another LED for the output carry.
- we Test the circuit with the data in table for the BCD. Sum.

BCD Adder 1

- 1. Fight we complete table F.2.1. and F2.2 for the BCD Sum.
- 2. Then we construct the execut.
- we use the first adder output as the input of the speared adder .
- we built the circuit according to the pin details Shown In circuit D.2.2.

Then we test the circuit with data in table: F.2.2






Figure: D.2.1: BED Adder Civient

Operation	A	В	Overflow	Sum
9+0	1001	0000	0	1001
9+1	1001	1000		0000
9+2	1001	0010		0001
9+3	1001	0011		0010
9+4	(00)	0100		0011
9+5	(00)	0101		0100
9+6	1001	0110		0101
9+7	1001	0111		0110
9+8	1001	1000		0 (1)
9+9	1001	1001		1000

table: F.2.2

Result:

After implementation of our circuits, we test it with the data table F.I.I, F.21; and we get the exact output as the table.

Question and Answerre

OI. In this exeperiment, we use XOR gates for the input of B to convented in the first complements and then we use the M bit as carryin, to convert the B to the second complements.

According the trust table, when

M bit is D, the inpuls of B

will not charge. And when the

will not charge that for the

convert. We know that for the

subtractor, we need to convert

the negative number to second

compliments then we can

add and get the final result.

inf	out	output
A	B	
0	O	0
0		
1	٥	1
1		0

X-OR Gente

Discussion: Through this experiment, we

Understand the concept of binary addition and Subtraction. We can use half and Full Bloory Adders. We can do addition and Subtraction by using this adder. We also tearn the concept of BCD sum. In the first part, our circuit was unable to do subtractor; but then we identify that the adder IC was damaged. Then we replace it and get the accurate result In the second pant we didn't get face any problem and complete within time. In short we learned about the adder and subtractor circuits.