

# North South University Department of Electrical & Computer Engineering LAB REPORT-

Course Code: CSE 2311

Course Title: Digital Logic Lab

Section: 🥱

Lab Number: 8

Experiment Name:

# Flip-Flops and Shift Registers

Experiment Date: 8 May 2024

Date of Submission: 13. May 2024

Submitted by Group Number: 02

Group members:

Name	ID	Obtained Mark Simulation [5]	Obtained Mark Lab Report [15]
1. Shakil Ahmed	2221953042		
2.		£ -	
3.		d *	
4.			

Course Instructor: Omen Ibne Skahid (015D

Submitted To: Pritthika Dhar

Experiments Name: Introduction to Flip-Flops and Shift Registers.

Objective: Learn the concepts of states in ligital logic and now flip-flop circuit can be used to store state information.

- · Understand the relation between I-k Flip-Flops, T-and D Flip-Flops and observe the : Characteristics of all three.
- \*Implement the shiff register using D Flip. Flops and analyze His appl operation

Apparatus; 1 x IC 7402 2-Input NOR pate.

1 x IC 7404 Hex Inventer

2 x IC - 7474 (D Flip-Flop)

Trainer Board

Wires

Theory: Flip-Flops are essential componets too storing date in digital circuit. Flip-Flop has input, output and a clock input. Clock gig-nad determines when its state based imputs are updated. There are D.T., 3 h Flip-Flops. These have two states "set" and "neset". Flip-Flop used in sequentia circuits like registers, counter, me many elements. They are exacted in applications such as computer processor, control, communication system, where data is synchorized and manupulation is required

In 3h flipflop the combination J=1, k=0, is a command to set the fliptlop. And J=0, k=1 is a command to reset the fliptlop ( $\delta=0$ ); The commant J=1, k=1 is a command to together the flip-flop. Like enage varoutput to the logital complement of its current value, Setting  $J=\delta$ , k=0 maintains current state.

Characte	ristie T	able	Filita	tion Ta	ble	Y 5 3
3	h	Quent	Q	Quext	3	k
	0	0	0	0	0	χ
O	1	0	0	S (P)	the state of	χ
1	0		 1 mlay	0	X	1
1	1	Q	liga	1000	X	0

· Jk Flip-Flop enaracteritie a Excitation Table

T Flip Flop enanges states ("toggles") whenever the input T is high and clock input in stored. If the T input is low, the Hip-Flop holds the previous value when given a clock pulse.

Charaefenis	tie .	Exe	itation	100
T	Quent	a	Pnext	a. 1
8	Q	σ	0	Ò
Sour I am a ser	The state of	0	19 .	1
1	ā.	1.	U	y lasting
			L	0

T flip Hop characteristic and Excitation Table

The D tlip-flop captures the value of the D-input at a definite portion of the clock. That capture value becomes the 2 output. At other times output a does not change.

c haraete	ristic	E	xcitation	The Made Straight Assessed
D	Quext	Q	Quext	D
Ò	0	0	0	0
		0	1	1
(		1	0	0
	200	1		1


D flip-flop enaracteristic and excitation table

#### Register!


and

Register is a component of digital circuit used to store and manipulate binary data. It consists of multiple flip-flops connected: It can store multiple bits of data simultaneously and netain their values until updated. They are commonly used for temporary storage, data transfer between different parts of adigital system. A register that can shift right of left its binary intermation is called a shift register. All Hipflop receive a common pulse causes the shift from one stage to the uext


## Circuit Dignem.




JK Flip Flop using AND I NOR pate



T ATO-POP MANY JK



D Hip-Hop usin JK



Right Shit Register

## Experimental Procedure:

### Experiment1;

- i. First we build the circuit for th J-k fliptlop a the pliagram shown in the circuit Diagram Section.
- ii. Complete the truth table according to the characteristic of J-K
- iii After that we set both I and k to 0, set I to 1., again set Jand K to O. Finally set both J and K to 1.

#### Experiment 2;

- i. For this we need some minor change to our previously built
- ii. The we set the inputs and clock pulse as the truth table to T Hip Hop.
- iii. Then we connect t Hiptlopinto D Hipflop by adding a Not gate between the connection from I to K.
- ir, Atter that set the rinput values as D tlipflop table.

#### Experiment 3:

i. First we complete the truth tuble to Dight Shift register.

ii. we construct the truth tuble as the pin Liagram shown in the circuit. We initiat all the se and reset pin by giving a constant input of 1.

iji. After implementing we pive in put values as the eit truth table

# Eperiment Data table:

	1,	0	1
	0	1	0
AND THE RESERVE OF THE PERSON NAMED IN	0	1	0
NOTES AND DESCRIPTION OF THE PROPERTY OF			0
-	-	0	1
0	1	The second second second	
0	4 50 400	^	1
Ó	0	1	0
	0	1	0
d	K	Q	a

JK Flip-flop using AND and Nop gates

4	Q
O	0
1	1

II

D	Q
0	0
1	A STATE OF THE PARTY OF THE PAR

T and D Flip-Flops

Status	Input	Output
Initial State	*	XXXX
T		IXXX
72	O	DIXX
<b>T</b> 3		101X
Ta	0	0101

Result: A our every truth table and output data watched with characteristic table and excitation table of JK, D, T fliptop, we can assume that we have successful completed the experiment.

## Discussion:

From this experiment we learned a lot about the characteristics and excitation for JK, T and D Hipflop. As we observe the behaviour we learn we need these Flip Flop is digitat a logic. We learn to construct using the property of the property of the behaviour we learn to construct using we know basic pelation between and difference between these three flip flop. In this experiment we didn't false a little problem but here to taulty wires and comprnent, but we completed this experiment