

North South University Department of Electrical & Computer Engineering

LAB REPORT

Subject Name:	Digital	logic	Design	Lab
Subject Name:	Digital	wyrc	isony,,	

Experiment Number: 04

Experiment Name: Combinational Logic design

		,		r ,	
Exp	periment Date: 26°	03,24			
	oort Submission Da		1,24		
Sec	tion: 09				

Group Number: 02

Student Name & ID: Munem Bulbul	2221314642	Score:
	•	
	*	

Objectives:

- 1) Design a complete minimal combinational logic system from specification to implementation.
- Minimize combinational logic circuits using Karnaugh maps.
- Decron various numerical representation system.
- @ Implement circuits wing 1st and 2nd canonical forms.

List of Equipments:

- -Trainer Board
- Logic gate ICs: 2 and 3 input AND, OR, NAM,

Theory:

Karnaugh map or K-Map is a map method which is straightforward procedure for minimizing boolean functions. It is a pictorial form of truth table. K-map diagram is made up of squaren with each square represents one mintern of the function that is minimized

Don't care conditions are used on a map to provide further simplification of the boolean function. To distinguised they don't care condition & is used.

K-map of the table E-1:-

0	0	0	0		0	1	(1)	1)	
0	[1	1	1		Î	0,	0	0	
10	$\langle x \rangle$	(x)	X		(a)	ぬ	×	×	
1	1	×	المعر	And the second s	0	1	(X)	D	
Wa	WZ A+BO+BC X Z D'C + O'D + OA > O								

BCTBD+BC PD


		1 0		1	0
1	-	0		11	0
×		× ×		×	×
1		6		\d	مر ا

Y 2 CD + C'D'

,				
1	. `	0	0	1
1		0	0	1
×		~ > } }	×	X
2)		D	×	N. C.

Z 2 D/

Circuit Diagram:



Truth Table:

6	Binary	Coded	Decimo	Ex	ccens.	3	and the second s	
1	A	B	C	D	W	X	Y	Z
-	0	0	'0	0	0	0	1	1
-	0.	0	0	1	0	1	0	0
1	0	0	1	0	0	1	0	1
	0	0	1	1	0	1	1	O
	0	1	0	0	0	1	1	1
- Annual Control	0	1	0	1	1	0	0	0
	0	1	1	.0	1	0	0	1
Sept. Comp.	0	1	1	1	1	0	1	D
No. of Concession,	1	0	0	0	1	O	1	1
March March	1	0	0	1	1	1	0	O
	1	0	1	0	×	×	ø	×
	1	10	1	1	p	×	p	×
	1:1:1	1	0	0	Ø	×	×	7
17	1	1	0	1	p	رمر	×	P
	1	1	1	0	70	p	p	P

.

Diseurnion:

In this experiment we get to learn a new topic the Excens-3 converter. Using truth table we converted BCD codes to it's equivalent to excens-3 codes which was eary. It tooks us some time make it simpler wing K-Map. During the practical experiment we did face some problem. It took us quite a while to complete it because we were facing some problems with the wire. Except that the experiment was completed quite smoothly.

Reference: Class lecture Google Book

North South University

Department of Electrical and Computer Engineering

CSE 231L: Digital Logic Design Lab

Lab 04: Combinational Logic Design

7408x2

A. Objectives

- Design a complete minimal combinational logic system from specification to implementation.
- · Minimize combinational logic circuits using Karnaugh maps.
- · Learn various numerical representation systems.
- · Implement circuits using 1st and 2nd canonical minimal forms.

B. Apparatus

- · Trainer board
- · Logic gate ICs: 2- and 3-input AND, OR, NAND

C. Procedure

Design of BCD to Excess-3 converter: Design, minimize and implement a digital logic system where an input in binary coded decimal (BCD) in converted and displayed in Excess-3.

- 1. Complete the truth table (Table E1, Section E) for the BCD to Excess-3 converter.
- 2. Identify the inputs and outputs from the truth table and complete the system analysis (Table E2, Section E).
- 3. Complete the K-maps (Figure E1, Section E) to find the minimal 1st canonical functions of each output variable.
- 4. Draw the minimal circuit showing the pin configurations (Figure E2, Section E).
- Implement and test the circuit on the trainer board.Connect the 4 inputs to the BCD inputs on the trainer board to display the input digits on the seven-segment display.
- 6. Convert, implement and test the circuit in the suitable universal gate format. Show the circuit with pin configurations (Figure E3, Section E).

D. Report

1. Design and simulate the minimal NOR logic implementation of Excess-3 to BCD converter.

E. Experimental Data

	Binary Coded Decimal (BCD)					Exce	ess-3	
	Α	В	С	D	W	X	Y	Z
	-0	0	0	0	0	0	1	1
	0	0	0	1	0	1	0	0
	0	0	1	0	0	1	0	1
	0	0	1	1	0	1	1	0
/	0	1	0	0	0	1	1	1
	0	1	0	1	1	0	0	0
	0	1	1	0	1	0	0	1
	0	1	1	1	1	0	1	0
	1	0	0	0	1	0	1	1
	1	0	0	1	1	1	0	Ò
						¥.		

Table E1: Truth table - BCD to Excess-3

Number of inputs bits:	Input variables:	
Number of outputs bits:	Output variables	

Table E2: System analysis

0	0	Ø	0
0	4	1	1
×	R	R	P
1	1	×	×

0	1	1	1
1	0	0	D
×	×	P	Р
0	1	×	×

1	0	9 1	4
1	0	@ 1	0
×	×	×	×
1	0	2	2

1	0	O	Δ
1	0	O	7]
×	S	×	×
1	0	×	×

Figure E1: K-M




Figure E2: Minimal 1st canonical circuit of BCD to Excess-3 converter




Figure E3: Minimal universal gate implementation of BCD to Excess-3 converter