

# North South University Department of Electrical & Computer Engineering LAB REPORT-03

Course Code: CSE231L

Course Title: Digital Logic Design Lab

Section: 09

Lab Number: 03

Experiment Name:

## **Universal Gates**

Experiment Date: 20.03.2024

Date of Submission: 27.03.2024

Submitted by Group Number: 02

Group members:

Name	ID	Obtained Mark Simulation [5]	Obtained Mark Lab Report [15]
1. Sudipto Roy (W)	2222756042		
2. Shakil Ahmed	2221453042		
3. Munem Bulbul	2221314642		
4. MD Rayhan Sharif Rafsun	2222472042		

Course Instructor: Omar Ibne Shahid (OISD)

Submitted To: Pritthika Dhar

Experiment name : Universal Godes

# of to deflect which will appeal appl to put it have it was

- Objectives:

  ① Becoming familiar with Universal gates, Such; NAND gate and NOR gate. i and state political
  - 2 Implementation of the Basic Gates using Universal gates (NAND gate and NOR gate)
  - 3 Understanding Boolean Functions from Basic Gates and implementing it into Universal Gate. Moreover, we learning simplify Simplifying form of Boolean Algebra.
  - (4) Using minimum universal gates to get our desired boolean function.

# Apparatus: Inglia 8 A

(1) Trainer Board

### Theory:


Universal gates are special types of logic gates in digital cincuits. The key thing about universal gate is that they can be used to build any other logic gate. This means we can create complex digital circuits using just these Universal gates. Such as, NAND and NOR. So this two

<sup>2 × 10 7400</sup> Quadruple 2-input NAND gates

<sup>3 1</sup> x IC 7402 Quadruple 2-input NOR gate

types of universal gates: NAND (NOT AND) and NOR (NOT OR) can be used in digital logic design for minimalization of the circuit. By combining these gates in different ways, we can implement any boolean logic function. This makes them very versatile building blocks for digital circuits.


### NAND Gote



A	В	Output	
0	· , O	1 · 1	
0	1	1	
1	0	1	
1	alum	and pro	

Step and how sty among which

### NOR Gate



Till of the pipe to and dott the root to.

a get lost price thereit pright adjust story


good to be the street of the same of the s

of letter it they becaused have point you set a single


A	В	Output	A Present
0	0.	1	
0	1	. 0	1
1	0	0	1 3'
1	1	0	(8)

LE THE SE WAS EVEN IN COLOR


## Circuit Diogram:




implementation of NOT gate using NAND gate




implementation of AND gate using NAND gote




implementation of OR gate using NAND gate




implementation of XOR gate using NAND gate



implementation of XNOR gate using NAND gate




implementation of NOT gate using NOR gole




implementation of AND gate using NAND gate


implementation of OR gule using NOR gate




implementation of XOR gate using NOR gate



implementation of XNOR gate using NOR gate



A combinational cincuit



Universal (NAND) gate implementation of the previous circuit

### Experimental Aracedure:

- 1. At first we check the IC of related gates.
- 2. After checking the Ic's we started implementing basic gates (NOT, AND, OR) and XOR, XNOR using universal gates (NAND, NOR) by applying right implementation of pin configuration in breadboard. By turning on the switch in Analog and Digital Training System we verify the result of each gate with the help of "Truth Table".
- 3. We down draw the logic gate one by one by substituting the basic gates with NAND gate.
- 4. Then we build the cincuit in breadboard. Here, we carefully notice everything about the pin configuration of NAND gate.
- 5. After building the combinational circuit, we tested if via the help of Truth Table D1. Which we have to fill up using boolean logic.

# Experimental Dala Table:

Α	В
0	1
1	0

NOT Touth Table

In the light to place the

Α	В	Output			
0	0	O			
, <b>O</b>	1	0			
- 1·	0 -	1 0 <sub>1-1-1-1</sub>			
1.3	1	1.1			

AND Truth Table OR Truth Table

Α	В	Output
0,0	0	0
0	1	1
1 1	0 ,.	1
1.	1	1

ar and on its	Α	В	Output
*(a	,,,0,,	<b>O</b>	0
e in the love of	0	1:	1:
residenti samo di	1 ,	. 0	1
Louis of all you	1	1.1	0

XNOK Inuth Table XNOK Inuth

A	В	Output	
0	0	1	
0	1	0	
j	0	0	
1	1	1	

					Table 1
Α	В	c	I <sub>1</sub> = AC	12 = BC'	$F = I_1 + I_2$
0	0	0	0	0	0
0	0	1	0	0	., 0
0	1	0	0	1	1
0	1	1	0 0	sid doisher o	0
1,	0	0	0	Jeroja o kan	1,
1	0	1	1	0	1
1	1	0	0	1	1
1	1	1	1	0	1

Truth toble of Combination circuit

### Results:

we got the outputs occording to the truth table.

### Discussion:

In this lab, we learned about Universal Gates such as the NAND and NOR gates. Using these universal gates, we have formed a combinational circuit and the basic gates such as the NOT gate, AND gate, OR gate, XOR gate, and XNOR gate.

In our lab, we have faced the piroblem of more than one foulty IC that needed to be changed. So, we had to change one IC 7400 Quadruple 2-input NAND gate and another IC 7402 Quadruple 2-input NOR gate. While building the combinational circuit, we also faced some problems with loose wines and some defective switches in the Analog and Digital Training System. We have solved this problem by changing the wines and changing them into other switches in the Analog and Digital Training System.

We got our desired outputs for logic gates and the combinational logic circuit according to the truth tuble D1.

In a nutshell, this lab has helped us get to know Universal Grates practically and enniched our knowledge of Digital Logic Design.

### North South University

### **Department of Electrical and Computer Engineering**

CSE 231L: Digital Logic Design Lab

Lab 03: Universal Gates

### A. Equipments

- Trainer Board
- IC 7400 Quadruple 2-input NAND gates
- IC 7402 Quadruple 2-input NOR gates

#### B. Procedure




Figure B1: NAND as a universal gate

- 1. Verify each of the NAND gate equivalent circuits in Figure B1 to perform the same operations of the basic gates.
- 2. Design, construct and test the implementations of XOR and XNOR gates using NAND gates only. Show the circuits in Figure D1 (Section D), clearly labeling the pin numbers.
- 3. Design, construct and test the implementations of NOT, AND, OR, XOR and XNOR gates using NOR gates only. Show the circuits in Figure D2 (Section D), clearly labeling the pin numbers.





Figure B2: A combinational circuit

- 4. Complete the truth table for the circuit in Figure B2 in table D1 (Section D)
- 5. Convert the circuit in Figure B2 to a NAND gate equivalent circuit, showing the steps involved and clearly labeling the pin numbers in the final circuit design. Show your work in Figure D3 (Section D).
  - (i) Replace each of the gates with its NAND gate equivalent in step 1.
  - (ii) Identify any inversions that are compensated (i.e. one inverter followed by another) in step 1 and redraw the final circuit in step 2.
- 6. Validate the operation of the universal gate circuit from the truth table.

#### C. Report

Convert the combinational circuit of Figure B2 to a universal gate circuit using NOR gates only and simulate it
using Logisim. You will need to convert the circuit to 2nd Canonical form and then minimize it before performing this
conversion. Provide the Logisim circuit schematic with your report.

### D. Experimental Data



 $\overline{A \cdot (\overline{A \cdot B}) \cdot B (\overline{A \cdot B})}$ 

Figure D1: Implementation of XOR and XNOR using NAND gates




Figure D2: Implementation of NOT, AND, OR, XOR and XNOR using NOR gates

АВС	I <sub>1</sub> = A C	I <sub>2</sub> = B C'	F = I <sub>1</sub> + I <sub>2</sub>
0 0 0	. 0	0	0
0 0 1	0	0	0
010	0	1	1
0 1 1	0	0	0
100,	0	0	0
101	1	0	1
110	0	1	1
1110	1	0	1

Table D1: Truth table of combinational circuit in Figure B2




Figure D.3 Universal (NAND) gate implementation of the circuit of Figure B2

Prittika 20/3/24