

North South University Department of Electrical & Computer Engineering LAB REPORT-08

Course Code: CSE231L

Course Title: Digital Logic Design

Section: 09

Lab Number: 09

Experiment Name:

Synchronous Sequential Circuits

Experiment Date: 15-05-2024

Date of Submission: 30-05-2024

Submitted by Group Number: 02

Group members:

Name	ID	Obtained Mark	Obtained Mark
		Simulation [5]	Lab Report [15]
1. Munem Bulbul	2221314642		
2.			
3.			
4.			

Course Instructor: Omar Ibne Shahid (OISD)

Submitted To: Pritthika Dhar

Experiment Name: Synchronus Sequential Circuit.

Objective; house libraries

-Rain a practical understanding of state diagrams and state tables.

- Understand the concept of designing a sequential circuits using flip-flops.

- Design and implement a Synchronows Sequential circuit given a state d'agram.

Apparatus:

-1x Ic 74107 J-K Flip-Flop

-1x TC 7408 2-input AND Gates

-1x IC 7404 Hex inverters (Not Gates)

-1x IC 7432 2-input OR Gates.

-1× IC 7474 Dual D Flip-Flops

All of the state o

- Trainer Board

White of state of the contract of the

-Wiren boniul in all properties collectors accomen Theory: " woonlying south bronning


Synchronous sequential circuit composed of flip-flops and combinational logic where the outputs depends not only on the inputs but also on the circuits state. Flip-flops but also on memory elements to store info.

Synchronous sequential circuit consists clock synchronizes the operations. eigned which synchronizes the operations. On each clock pulse the inputs are sampled on each clock pulse the inputs are sampled and outputs are updated based on the current and outputs are updated based on the current state and combinational logic.

state diagram is used to describe the changer of the circuit. It shows the verious states and the transition between them. The design process involves determining the required states, defining the state transition table and deriving logic equations.

The state table and state diagram for a equential circuit.

	Present State	Input	Next Slate	Output
	A B	×	A B	y
	0 0 0 0 0 1	010	0 0 1 0 0	0 0 1
suplete the	0 1 0 1	1 1 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -	1 0 0 0	0
anima lib of	1.201	Lit oral	1 0	0



Experiment: 1

OI. Exitation table for JK flip-flop-

Q	QN	J	1<
0	0	0	X
0	1	1	X
1	0	×	
1	. 1	×	0

02. Using this excitation table, we complete the experimental data table.

03. After that we use the k-map to defermine the input equation for J-K flip-flop.

04. Then we construct the circuit diagram with some pin details in figure F.1:1.

05. After that we implement the circuit in the trainer board acording to the pin diagram

Experiment-2:

OI. First we construct the extentation table for T flip-flop given below:

Q	an	T	У
0	0	0	
0	1	1 1	
1	0		
1		0	

Experiment-3:

or. Like the other two, let's construct the excitation table for D flip flop.

Q	QN	D
0	0	0
0		
1	0	0
1		

Experimental Data Table:
F1 Experimental Data: Constructing a sequential circuit using JK Flip-flops.


Preser	Te	Input	New	ale	Output	Plipflo	p inpul	func	hions
A	В	×	A	B	Y	JA	KA	130	KB
0	0	0	0		0	0)0		1 p
0	0			0	1	1	p	0	1 p
0	1	Ô	0		0	0	p	N	10
0	1			0	(han Parameter of Camerina handle from	مر	×	- francisco de recons
1	ð	0	1	0	0	NO.	ne gion	0	ox
19	0	lorlo	10	0	011	N	1	D	d
1	1	109	120	X	XIO	0377 (A)	dolin	X	Ø
1	1		×	Ø	d	×	Q	مر	×

Table: F.11

AB	×00	01	11	10
0	0		\Box	0
i	Ø	D	N	No.


C	A	2	X
\sim	M		

A	3×00	DI	11	10
0	×	×	×	×
1	0		B	X



f.2 Experimental Deta: Constructing a sequential circuit wing T flip-flops.

	state	Input	Nent	state	Output	Plan-Floor	7-210 4
A	B	×	A	B	Y	TA	Input function
0	0	0	0		0	7	Tg
0	0	1	1	0	1		
0		0	0		D	~	0
0	1	1	1	0		0	0
\overline{l}	0	0		0	0	American contract of the second secon	
1	0		0	0	1	<i>D</i>	0
1		0	80.4		0		0
			×	X	α	Ø	X
			<u>al</u>	×	l d	Q	4



f.3 Experimental Data: Constructing a requential circuit using D Flip-flops

resent	state	Input	Nent s	tale	Owlow	Flip-flop	Input Fundi
A	D	20	A	B	Y	DA	DB
0	0	0	0	Claca	0	0	nomenation that the title of the last last last last last last last last
D	0	134(0)	1900	0	((A)		0
0	1.	0	0	or district American Strong Control of Strong Strong Strong Strong	0	0	and the second section of the second section of
D		1	t	0	ſ		0
	Ó	0	1	0	0		0
1	0	1	0	0	0	0	D.
1		0	X	X	OX.	σX	X
1		Δ	X	ol	ol	4	X

Pable: F3.1

0	0		1	b	0	1	0	0	1	0	0	11	1	0
1	1	U	Ø	×	(0	0	oc	a	1	0	0	X	1 x

Repults:

After completing the circuit we test the circuit with the data table and the state of the circuit was changing according to the given sequence. So, we can say that we have successfully implemented the circuit for a sequential state.

Questions and answers:

1. Simulation are attached on the back.

2. Yes.

und all

designan x

16,00 96.

to did

graphy 2.

The equation we find is as J-K Plip-flop:
We know that in J-K, flip-flop if both input
are same it works a lot like T flip flop.
In the first and second experiment we
will the same input of X and the
wed the same input of X and the
data table of output Y are same for both.
So, we can say from our experiments that
the output of Y is same for both JK and T
flip flop.




Fig: IC Diagram for D slip flop

And sol

Discussion: After constructing the sequential circuit we get to learn how the flip-flop works and all about State diagrams and tables. After completing there experiments we can say that, we can now easily build synchronous sequential circuit Though it was one of the herdest and took us a lot of time to complete there experiments. It was hard and we also did & face some issues but we have completed the experiments.