



**North South University**  
**Department of Electrical & Computer Engineering**  
**LAB REPORT-**

Course Code: CSE 2311

Course Title: Digital Logic Lab

Section: 9

Lab Number: 8

Experiment Name:

Flip-Flops and Shift Registers

Experiment Date: 8 May 2024

Date of Submission: 13 May 2024

Submitted by Group Number: 02

Group members:

Name	ID	Obtained Mark Simulation [5]	Obtained Mark Lab Report [15]
1. Shahid Ahmed	2221453042		
2.			
3.			
4.			

Course Instructor: Omer Ibne Shahid (OISD)

Submitted To: Pritthika Dhar

Experiments Name: Introduction to Flip-Flops and Shift Registers.

Objective : • Learn the concepts of states in digital logic and how flip-flop circuit can be used to store state information.

- Understand the relation between J-K Flip-Flops, T and D Flip-Flops and observe the characteristics of all three.
- Implement a shift register using D Flip-Flops and analyze its operation

Apparatus; 1 x IC 7402 2-Input NOR gate.

1 x IC 7403 3 Input AND gates

1 x IC 7404 Hex Inverter

2 x IC 7474 (D Flip-Flop)

Trainer Board

Wires

Theory: Flip-Flops are essential components for storing data in digital circuit. Flip-Flop has input, output and a clock input. Clock signal determines when its state based inputs are updated. There are D, T, J-K Flip-Flops. These have two states 'set' and 'reset'. Flip-Flop used in sequential circuits like registers, counter, memory elements. They are used in applications such as computer processor, control, communication system, where data is synchronized and manipulation is required.



In JK flipflop the combination  $J=1, k=0$ , is a command to set the flip-flop. And  $J=0, k=1$  is a command to reset the flipflop ( $0=0$ ); The command  $J=1, k=1$  is a command to toggle the flip-flop, like change output to the logical complement of its current value. Setting  $J=0, k=0$  maintains current state.

Characteristic Table			Excitation Table			
J	k	$Q_{next}$	Q	$Q_{next}$	J	k
0	0	Q	0	0	0	x
0	1	0	0	1	1	x
1	0	1	1	0	x	1
1	1	$\bar{Q}$	1	1	x	0

JK Flip-Flop characteristic a Excitation Table

T Flip Flop changes states ("toggles") whenever the input T is high and clock input is stored. If the T - input is low, the flip-flop holds the previous value when given a clock pulse.

characteristic		Excitation		
T	$Q_{next}$	Q	$Q_{next}$	T
0	Q	0	0	0
		0	1	1
1	$\bar{Q}$	1	0	1
		1	1	0

T Flip Flop characteristic and Excitation Table

The D flip-flop captures the value of the D-input at a definite portion of the clock. That capture value becomes the Q output. At other times output Q does not change.


characteristic		Excitation		
D	Q <sub>next</sub>	Q	Q <sub>next</sub>	D
0	0	0	0	0
		0	1	1
1	1	1	0	0
		1	1	1

D flip-flop characteristic and excitation table


### Register!

Register is a component of digital circuit used to store and manipulate binary data. It consists of multiple flip-flops connected. It can store multiple bits of data simultaneously and retain their values until updated. They are commonly used for temporary storage, data transfer between different parts of a digital system. A register that can shift right or left its binary information is called a shift register. All flipflop receive a common pulse causes the shift from one stage to the next


## Circuit Diagram:




JK Flip Flop using AND & NOR gate



T Flip-Flop using JK



D Flip-Flop using JK



Right Shift Register



## Experimental Procedure:

### Experiment 1:

- i. First we build the circuit for the J-K flip-flop as the diagram shown in the circuit diagram section.
- ii. Complete the truth table according to the characteristic of J-K Flip-Flop.
- iii. After that we set both J and K to 0, set J to 1, again set J and K to 0. Finally set both J and K to 1.

### Experiment 2:

- i. For this we need some minor change to our previously built circuit J-K.
- ii. Then we set the inputs and clock pulse as the truth table for T flip-flop.
- iii. Then we connect T flip-flop into D flip-flop by adding a Not gate between the connection from J to K.
- iv. After that set the input values as D flip-flop table.

### Experiment 3:

- i. First we complete the truth table for D flip-flop.
- ii. We construct the truth table as the pin diagram shown in the circuit. We initiate all the set and reset pin by giving a constant input of 1.
- iii. After implementing we give input values as the truth table.

### Experiment Data table:

J	K	Q	$\bar{Q}$
1	0	1	0
0	0	1	0
0	1	0	1
0	0	0	1
1	1	1	0
1	0	1	0
1	0	1	0
1	1	0	1

J K Flip-flop using AND and NOT gates

T	Q
0	0
1	1

D	Q
0	0
1	1

T and D Flip-Flops

Status	Input	Output
Initial state	X	X X X X
T <sub>1</sub>	1	1 X X X
T <sub>2</sub>	0	0 1 X X
T <sub>3</sub>	1	1 0 1 X
T <sub>4</sub>	0	0 1 0 1

Result: A our every truth table and output data matched with characteristic table and excitation table of JK, D, T Flipflop, we can assume that we have successfully completed the experiment.

### Discussion:

From this experiment we learned a lot about the characteristics and excitation for JK, T and D Flipflop. As we observe the behaviour we learn we need these Flip Flop is digital logic. We learn to construct using D Flip Flop. We also built JK flip flop using basic gate. we know basic relation between and difference between these three flip flop. In this experiment we didn't face a little problem due to faulty wires and component, but we completed this experiment.