

North South University

Department of Electrical & Computer Engineering

Lab Report

Experiment No: 01

Experiment Title: Design of a 2-bit Logic Unit

Course Code: CSE332L

Section: 07

Course Name: Computer Organization & Architecture Lab

Lab Group #: 02

Written By: Sudipto Roy

Date of Experiment: 6th February, 2025

Date of Submission: 13th February, 2025

Group Members ID:	Group Members Name:
2222756042	Sudipto Roy
2212773042	Md.Muntasir Abid
2212923042	Md. Nifat Hossain
2131206	Mohammad Abdul Mannan Sami

Objective:

- 1) To understand the design and functionality of a logic unit as a fundamental component of an Anithmetic Logic Unit (ALU).
- ② To implement basic logic micro-operations (AND, OR, XOR, and NOT) using a 2-bit logic unit.
- 3 To construct and test 2 bit logic unit circuit on a trainer board by making appropriate connections and verifying the outputs.
- 1 To analyze the behavior of the circuit by comparing the experimental results with the expected that table.
- 6 To implement a designed circuit using Logisim and document the simulation results for veroification.
- 6 To develop problem-solving and thoubleshooting skills by identifying and nectifying enrops in circuits connections and logic implementation.

Equipment List:


- 1) Trainer Board
- 2) Ics :
 - i) Ic 7404 (Inventers)
 - 11) 1C 7408 (2-input AND)
 - iii) IC 7432 (2 input OR)
 - iv) IC 7486 (2 input X-OR)
 - V) Levie IC 74F153 (Dual 4X1 MuHiplexen)
 - 3 Wines for connection.

Block Diogram:


$$\begin{array}{c|c}
A - \frac{1^2}{B} & 2 & \text{bit} \\
B - \frac{1^2}{S} & \text{Logic Unit}
\end{array}$$

Touth Table:

				to paint of home \$10 miles	process and the same and	acatement and a second	and the same of th				
A1	AO	B1	ВО	AND1	Ando	0R 1	ORO	XOR 1	XORO	NOT A1	NOT AG
0	0	0	0	0	O	0	0	0	0	1	1
0	0	0	1	0	0	0	1	0	1	1	1
0	0	1	0	0	0	1	0	1	0	1	1
0	0	1	1	0	0	1	1	1	1	1	1
0	1	0	0	0	0	0	1	0	1	1	0
0	1	0	1	0	1	0	1	0	0	1	0
0	1	1	0	0	0	1	1	1	1	1	0
0	1	1	1	0	1	1	1	1	0	1	0
1	0	0	0	0	0	1	0	1	0	0	1
1	0	0	1	0	0	1	1	1	1	0	1
1	0	1	0	1	0	1	0	0	0	0	1
1	0	1	1	1	0	1	1	0	1	0	1
1	1	0	0	0	0	1	1	1	1	0	0
1	1	0	1	0	1	1	1	1	0	0	0
1	1	1	0	1	0	1	1	0	1	0	0



Circuit Diagram:



Discussion:

In this experiment, we designed and implemented a 2-bit logic unit copable of perforing AND, OR, XOR, and NOT operations. Before constructing the circuit, we tested all the Ics individually to ensure if they were working fine on not. Our team divided the task: one member worked on the logisim simulation, I did the truth table part, and the remaining two focused on setting up the circuit on the trainer board.

During the implementation, we encountered an issue when adding the XOR IC (7486). The trainer board became cluttered with wires, making it ditticult to manage connections. Despite carefully choss-checking, everything, we did not get all the expected outputs correctly. Our lab instructor suggested that the problem could be with either the breadboard or the trainer board. The instructor then checked all the connections throughly and questioned us about how we had wired each component to understand our approach. However, even after verification, the XOR operation still did not functioned as expected.

After multiple troubleshooting attempts, he checking connections, and he cognizing the wining we were still unable to obtain the connect outputs for the XOR operation. Even the proper wining, the issue nemained unsolved. We concluded that the problem could be due to a faulty XOR IC (7486) on an issue with the trainer board itself, which prevented us from achieving the expected results